Punniyamurthy et al., 2017 - Google Patents
GATSim: Abstract timing simulation of GPUsPunniyamurthy et al., 2017
View PDF- Document ID
- 16702864761260612569
- Author
- Punniyamurthy K
- Boroujerdian B
- Gerstlauer A
- Publication year
- Publication venue
- Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017
External Links
Snippet
General-Purpose Graphic Processing Units (GPUs) have become an integral part of heterogeneous system architectures. Ever increasing complexities have made rapid, early performance evaluation of GPU-based architectures and applications a primary design …
- 238000004088 simulation 0 title abstract description 27
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/362—Software debugging
- G06F11/3636—Software debugging by tracing the execution of the program
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
- G06F11/3466—Performance evaluation by tracing or monitoring
- G06F11/3471—Address tracing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
- G06F11/3457—Performance evaluation by simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
- G06F11/3409—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment for performance assessment
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3824—Operand accessing
- G06F9/383—Operand prefetching
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/40—Transformations of program code
- G06F8/41—Compilation
- G06F8/44—Encoding
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Programme initiating; Programme switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
- G06F9/4881—Scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/362—Software debugging
- G06F11/3648—Software debugging using additional hardware
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/3604—Software analysis for verifying properties of programs
- G06F11/3612—Software analysis for verifying properties of programs by runtime analysis
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5022—Logic simulation, e.g. for logic circuit operation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/44—Arrangements for executing specific programmes
- G06F9/455—Emulation; Software simulation, i.e. virtualisation or emulation of application or operating system execution engines
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/3668—Software testing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
- G06F2201/885—Monitoring specific for caches
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Khairy et al. | Accel-sim: An extensible simulation framework for validated gpu modeling | |
| US8549468B2 (en) | Method, system and computer readable storage device for generating software transaction-level modeling (TLM) model | |
| Hardavellas et al. | Simflex: A fast, accurate, flexible full-system simulation framework for performance evaluation of server architecture | |
| Baghsorkhi et al. | Efficient performance evaluation of memory hierarchy for highly multithreaded graphics processors | |
| CN113196243B (en) | Improve simulation and trace performance using compiler-generated simulation optimization metadata | |
| Meyerowitz et al. | Source-level timing annotation and simulation for a heterogeneous multiprocessor | |
| Arafa et al. | Hybrid, scalable, trace-driven performance modeling of GPGPUs | |
| CN108885579B (en) | Method and apparatus for data mining from nuclear traces | |
| TW202236089A (en) | User-space emulation framework for heterogeneous soc design | |
| JP6064765B2 (en) | Simulation device, simulation method, and simulation program | |
| Punniyamurthy et al. | GATSim: Abstract timing simulation of GPUs | |
| Daoudi et al. | sOMP: simulating OpenMP task-based applications with NUMA effects | |
| Gerum et al. | Source level performance simulation of gpu cores | |
| Lu et al. | Memory access reconstruction based on memory allocation mechanism for source-level simulation of embedded software | |
| Yang et al. | HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs | |
| Lu et al. | Fast cache simulation for host-compiled simulation of embedded software | |
| Gorshkov et al. | GPU instruction hotspots detection based on binary instrumentation approach | |
| CN101196828A (en) | A kind of simulator and method | |
| Castillo et al. | Fast instruction cache modeling for approximate timed HW/SW co-simulation | |
| Cheung et al. | Memory subsystem simulation in software tlm/t models | |
| Wang et al. | Software performance simulation strategies for high-level embedded system design | |
| Roloff et al. | Approximate time functional simulation of resource-aware programming concepts for heterogeneous MPSoCs | |
| Uddin et al. | Signature-based high-level simulation of microthreaded many-core architectures | |
| Bobrek et al. | Stochastic contention level simulation for single-chip heterogeneous multiprocessors | |
| Ma et al. | Performance estimation techniques with mpsoc transaction-accurate models |