Miller et al., 2006 - Google Patents
Lower level architecture of the Sombrero single address space distributed operating systemMiller et al., 2006
View PDF- Document ID
- 16666457281339579201
- Author
- Miller D
- White D
- Skousen A
- Tcherepov R
- Publication year
- Publication venue
- Proceedings of the 8th IASTED International Conference on Parallel and Distributed Computing and Systems
External Links
Snippet
Sombrero is an object-oriented single address space operating system whose virtual address space can be distributed over multiple nodes. This paper presents recent additions to the design and implementation of the lower level architecture of Sombrero. This design …
- 230000000903 blocking 0 abstract description 6
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Programme initiating; Programme switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
- G06F9/4881—Scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
- G06F9/54—Interprogramme communication; Intertask communication
- G06F9/544—Buffers; Shared memory; Pipes
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/44—Arrangements for executing specific programmes
- G06F9/455—Emulation; Software simulation, i.e. virtualisation or emulation of application or operating system execution engines
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5061—Partitioning or combining of resources
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
- G06F15/163—Interprocessor communication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Programme control for peripheral devices
- G06F13/12—Programme control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/124—Programme control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/90—Queuing arrangements
- H04L49/901—Storage descriptor, e.g. read or write pointers
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11102117B2 (en) | In NIC flow switching | |
EP1514191B1 (en) | A network device driver architecture | |
Dubnicki et al. | Software support for virtual memory-mapped communication | |
US8438578B2 (en) | Network on chip with an I/O accelerator | |
Marescaux et al. | Networks on chip as hardware components of an OS for reconfigurable systems | |
US9524197B2 (en) | Multicasting of event notifications using extended socket for inter-process communication | |
US6961941B1 (en) | Computer configuration for resource management in systems including a virtual machine | |
US9996484B1 (en) | Hardware acceleration for software emulation of PCI express compliant devices | |
US20040054822A1 (en) | Transferring interrupts from a peripheral device to a host computer system | |
US7219157B2 (en) | Application programming interface for network applications | |
Ang et al. | StarT-Voyager: A flexible platform for exploring scalable SMP issues | |
CN109857517B (en) | A virtualization system and data exchange method thereof | |
Black et al. | Explicit network scheduling | |
Chiola et al. | Implementing a low cost, low latency parallel platform | |
Fiuczynski et al. | SPINE: An operating system for intelligent network adapters | |
Miller et al. | Lower level architecture of the Sombrero single address space distributed operating system | |
Trams et al. | Memory Management in a combined VIA/SCI Hardware | |
Mauroner et al. | EventQueue: An event based and priority aware interprocess communication for embedded systems | |
Watanabe et al. | Martini: A network interface controller chip for high performance computing with distributed PCs | |
EP4495775A1 (en) | Memory access method and related device | |
Raj et al. | Self-virtualized I/O: high performance, scalable I/O virtualization in multi-core systems | |
Appavoo et al. | Utilizing Linux kernel components in K42 | |
Díaz et al. | The lightweight protocol CLIC on Gigabit Ethernet | |
Gillespie | PCI Intelligent I/O Design for High Performance Servers | |
Chen et al. | Design of Network Stack for Embedded Micro Kernel Operating System |