[go: up one dir, main page]

Sundararajan et al., 2001 - Google Patents

Testing FPGA devices using JBits

Sundararajan et al., 2001

Document ID
16306273427583218780
Author
Sundararajan P
McMillan S
Guccione S
Publication year
Publication venue
Military and Aerospace Applications of Programmable Devices and Techn

External Links

Continue reading at scholar.google.com (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318572—Input/Output interfaces
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuit
    • G01R31/31903—Tester hardware, i.e. output processing circuit tester configuration
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318385—Random or pseudo-random test pattern
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318516—Test of programmable logic devices [PLDs]
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3177—Testing of logic operation, e.g. by logic analysers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/273—Tester hardware, i.e. output processing circuits
    • G06F11/2733—Test interface between tester and unit under test
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation

Similar Documents

Publication Publication Date Title
US6668237B1 (en) Run-time reconfigurable testing of programmable logic devices
Stroud et al. BIST-based diagnostics of FPGA logic blocks
US6817006B1 (en) Application-specific testing methods for programmable logic devices
EP1415168B1 (en) Application-specific testing methods for programmable logic devices
US6470485B1 (en) Scalable and parallel processing methods and structures for testing configurable interconnect network in FPGA device
Abramovici et al. BIST-based delay-fault testing in FPGAs
KR20010013935A (en) Configuration control in a programmable logic device using non-volatile elements
Stroud et al. BIST-based diagnosis of FPGA interconnect
WO2004003582A1 (en) Methods for delay-fault testing in field-programmable gate arrays
Harris et al. Diagnosis of interconnect faults in cluster-based FPGA architectures
US6651238B1 (en) Providing fault coverage of interconnect in an FPGA
Sundararajan et al. Testing FPGA devices using JBits
Quddus et al. Configuration self-test in FPGA-based reconfigurable systems
Modi et al. In-system testing of Xilinx 7-series FPGAs: part 1-logic
US8549369B2 (en) Semiconductor-based test device that implements random logic functions
Shihab et al. ATTEST: Application-agnostic testing of a novel transistor-level programmable fabric
McCracken et al. FPGA test time reduction through a novel interconnect testing scheme
US11688482B2 (en) Digital circuit testing and analysis module, system and method thereof
Parreira et al. Fault simulation using partially reconfigurable hardware
Dailey et al. Built-in self-test of embedded memory cores in virtex-5 field programmable gate arrays
Rozkovec et al. An evaluation of the application dependent FPGA test method
Zhao et al. I/sub DDQ/testing of bridging faults in logic resources of reconfigurable field programmable gate arrays
Parreira et al. Built-in self-test preparation in FPGAs
US7234120B1 (en) Fault isolation in a programmable logic device
Gage Structured CBIST in ASICs