[go: up one dir, main page]

Chan et al., 2008 - Google Patents

NoCOUT: NoC topology generation with mixed packet-switched and point-to-point networks

Chan et al., 2008

View PDF
Document ID
1551853212056690936
Author
Chan J
Parameswaran S
Publication year
Publication venue
2008 Asia and South Pacific Design Automation Conference

External Links

Snippet

Networks-on-chip (NoC) have been widely proposed as the future communication paradigm for use in next-generation system-on-chip. In this paper, we present NoCOUT, a methodology for generating an energy optimized application specific NoC topology which …
Continue reading at www.cecs.uci.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5061—Partitioning or combining of resources
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06Q—DATA PROCESSING SYSTEMS OR METHODS, SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES, NOT OTHERWISE PROVIDED FOR
    • G06Q10/00—Administration; Management
    • G06Q10/04—Forecasting or optimisation, e.g. linear programming, "travelling salesman problem" or "cutting stock problem"

Similar Documents

Publication Publication Date Title
Chan et al. NoCOUT: NoC topology generation with mixed packet-switched and point-to-point networks
Atienza et al. Network-on-chip design and synthesis outlook
Murali et al. SUNMAP: a tool for automatic topology selection and generation for NoCs
Leary et al. Design of network-on-chip architectures with a genetic algorithm-based technique
Leung et al. Energy-aware synthesis of networks-on-chip implemented with voltage islands
Huang et al. Application-specific network-on-chip synthesis with topology-aware floorplanning
Zhong et al. Floorplanning and topology synthesis for application-specific network-on-chips
Yang et al. Mapping multiple applications with unbounded and bounded number of cores on many-core networks-on-chip
Zhong et al. Application-specific network-on-chip synthesis: Cluster generation and network component insertion
Amory et al. A new test scheduling algorithm based on networks-on-chip as test access mechanisms
Li et al. High quality hypergraph partitioning for logic emulation
Li CusNoC: Fast full-chip custom NoC generation
Yan et al. Custom networks-on-chip architectures with multicast routing
Kashi et al. A multi-application approach for synthesizing custom network-on-chips
Pinto et al. A methodology for constraint-driven synthesis of on-chip communications
Kapadia et al. A framework for low power synthesis of interconnection networks-on-chip with multiple voltage islands
Gangwar et al. Traffic driven automated synthesis of network-on-chip from physically aware behavioral specification
Hu et al. Test scheduling for network-on-chip using XY-direction connected subgraph partition and multiple test clocks
Green et al. NetSmith: An Optimization Framework for Machine-Discovered Network Topologies
Wang et al. Bus matrix synthesis based on steiner graphs for power efficient system-on-chip communications
Joo et al. Efficient hierarchical bus-matrix architecture exploration of processor pool-based MPSoC
Chariete et al. An approach for customizing on-chip interconnect architectures in SoC design
Zhong et al. Cluster generation and network component insertion for topology synthesis of application-specific network-on-chips
Rafiq et al. Integrated floorplanning with buffer/channel insertion for bus-based designs
Obaidullah et al. Hybrid multi-swarm optimization based NoC synthesis