Khan et al., 2021 - Google Patents
Utilizing and extending trusted execution environment in heterogeneous SoCs for a pay-per-device IP licensing schemeKhan et al., 2021
- Document ID
- 15129714103034358010
- Author
- Khan N
- Nitzsche S
- López A
- Becker J
- Publication year
- Publication venue
- IEEE Transactions on Information Forensics and Security
External Links
Snippet
A pay-per-use Intellectual Property (IP) licensing model that can protect IPs from multiple participants will benefit the FPGA IP market and Small to Medium Enterprises (SMEs). Existing protection solutions in modern FPGA devices rely on dedicated decryption engines …
- 230000004224 protection 0 abstract description 32
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/82—Protecting input, output or interconnection devices
- G06F21/85—Protecting input, output or interconnection devices interconnection devices, e.g. bus-connected or in-line devices
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Suh et al. | AEGIS: A single-chip secure processor | |
| EP1625463B1 (en) | Secure and backward-compatible processor and secure software execution thereon | |
| Mohammad et al. | Required policies and properties of the security engine of an SoC | |
| Suh et al. | Aegis: A single-chip secure processor | |
| Maes et al. | A pay-per-use licensing scheme for hardware IP cores in recent SRAM-based FPGAs | |
| JP4498735B2 (en) | Secure machine platform that interfaces with operating system and customized control programs | |
| KR101457355B1 (en) | Method and apparatus to provide secure application execution | |
| CN100354786C (en) | Open type general-purpose attack-resistant CPU and application system thereof | |
| KR100930218B1 (en) | Method, apparatus and processing system for providing a software-based security coprocessor | |
| Jacob et al. | How to break secure boot on fpga socs through malicious hardware | |
| US20020083318A1 (en) | Method and system for software integrity control using secure hardware assist | |
| Sparks | A security assessment of trusted platform modules | |
| US20130022201A1 (en) | Encrypted memory | |
| KR20170095161A (en) | Secure system on chip | |
| US20050060568A1 (en) | Controlling access to data | |
| Arfaoui et al. | Trusted execution environments: A look under the hood | |
| Khan et al. | Utilizing and extending trusted execution environment in heterogeneous SoCs for a pay-per-device IP licensing scheme | |
| Gross et al. | Breaking trustzone memory isolation through malicious hardware on a modern fpga-soc | |
| Gross et al. | Breaking TrustZone memory isolation and secure boot through malicious hardware on a modern FPGA-SoC | |
| Zhang et al. | A pragmatic per-device licensing scheme for hardware IP cores on SRAM-based FPGAs | |
| Gross et al. | Enhancing the security of FPGA-SoCs via the usage of ARM TrustZone and a hybrid-TPM | |
| Cammarota et al. | Machine learning IP protection | |
| Schellekens | Design and analysis of trusted computing platforms | |
| CN114816549A (en) | Method and system for protecting bootloader and environment variable thereof | |
| Lee et al. | Security Architecture for Heterogeneous Chiplet-Based Mobile SoC |