[go: up one dir, main page]

Reddy et al., 2023 - Google Patents

Reduction of Toggling Activity Using Novel LFSR Driven Logic for ULSI Circuits

Reddy et al., 2023

View PDF
Document ID
15080120499990344393
Author
Reddy K
Priya A
Prasad E
Kamatchi S
Publication year
Publication venue
2023 International Conference on Next Generation Electronics (NEleX)

External Links

Snippet

Testing is very essential in ULSI (Ultra-Large-Scale Integration) designs to identify structural defects in the chip and to fix hard defects before shipping the defective manufactured chip to customers to avoid failures at site. Toggling activity in the design is the main reason for …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318536—Scan chain arrangements, e.g. connections, test bus, analog signals
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318385—Random or pseudo-random test pattern
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31718—Logistic aspects, e.g. binning, selection, sorting of devices under test, tester/handler interaction networks, Test management software, e.g. software for test statistics or test evaluation, yield analysis
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • G01R31/2855—Environmental, reliability or burn-in testing
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • G01R31/3004—Current or voltage test
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/26—Testing of individual semiconductor devices
    • G01R31/2642—Testing semiconductor operation lifetime or reliability, e.g. by accelerated life tests
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Similar Documents

Publication Publication Date Title
Moghaddam et al. At-speed scan test with low switching activity
Girard Low power testing of VLSI circuits: Problems and solutions
US8195995B2 (en) Integrated circuit and method of protecting a circuit part of an integrated circuit
Al-Yamani et al. Seed encoding with LFSRs and cellular automata
Remersaro et al. Low shift and capture power scan tests
Chandra et al. Bounded adjacent fill for low capture power scan testing
Sharan et al. Design and implementation of a power efficient BIST
Pomeranz et al. Functionally possible path delay faults with high functional switching activity
Ahmed et al. A novel faster-than-at-speed transition-delay test method considering IR-drop effects
Reddy et al. Reduction of Toggling Activity Using Novel LFSR Driven Logic for ULSI Circuits
Vikranth et al. Analysis of a Novel Reseeding Pattern Generator
Saraswathi et al. A review on power optimization of linear feedback shift register (LFSR) for low power built in self test (BIST)
Priya Defect-aware methodology for low-power scan-based VLSI testing
Huang et al. Nonintrusive on-line transition-time binning and timing failure threat detection for die-to-die interconnects
John et al. Adaptive Low Power RTPG for BIST based test applications
Giridharan et al. A MUX based Latch Technique for the detection of HardwareTrojan using Path Delay Analysis
Pomeranz et al. Functional broadside tests with minimum and maximum switching activity
Priya et al. Optimizing Switching Activity using LFSR-Driven Logic for VLSI Circuits
Zhao et al. Power-safe test application using an effective gating approach considering current limits
Li et al. Logic BIST: State-of-the-art and open problems
Kim et al. Test-Friendly data-selectable self-gating (DSSG)
Bahl et al. State of the art low capture power methodology
Roopa et al. Low power technique for testing VLSI circuits
Pomeranz Chip Aging and Transition Faults With High Switching Activities Under Scan-Based Tests
Pavani et al. Design of programmable memory BIST using stochastic sobol sequence pattern generator