[go: up one dir, main page]

Roopa et al., 2013 - Google Patents

UART controller as AMBA APB slave

Roopa et al., 2013

Document ID
15070076230039551807
Author
Roopa M
Vani R
Hunagund P
Publication year
Publication venue
National Conference on Challenges in Research & Technology in the Coming Decades (CRT 2013)

External Links

Snippet

The Advanced Microcontroller Bus Architecture (AMBA) specification provides the designer a technology independent way to organize the different peripherals involved in System on chip design (SOC) and setup a standard in their interaction and communication. The …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/405—Coupling between buses using bus bridges where the bridge performs a synchronising function
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G06F13/4291—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a clocked protocol
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4009—Coupling between buses with data restructuring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application

Similar Documents

Publication Publication Date Title
CN105117360B (en) Interface signal replay shooting method based on FPGA
CN105550119B (en) A kind of simulator based on JTAG protocol
CN104850524B (en) The ahb bus bridging method and device of a kind of cross clock domain
CN101901202B (en) Circuit for cross clock domain accessing of AHB bus equipment to APB bus equipment
EP1222554A1 (en) Improved synchronous operation of an advanced peripheral bus with backward compatibility
TW201439899A (en) Method to integrate ARM ecosystem IPs into PCI-based interconnect
Gaikwad et al. Verification of AMBA AXI on-chip communication protocol
CN105335548A (en) MCU simulation method for ICE
Rangeetha et al. Design and Implementation of AHB to APB Bridge and AHB to UART Communication for SoC Integration
Velagaleti A Low Power APB with an Area Efficient Structure
Roopa et al. UART controller as AMBA APB slave
Paunikar et al. Design and implementation of area efficient, low power AMBA-APB Bridge for SoC
Jusoh et al. An FPGA implementation of shift converter block technique on FIFO for RS232 to universal serial bus converter
Yadav et al. Design and Implementation of AMBA-APB Protocol for System-on-Chip (SoC) Designs
CN201993640U (en) AT96 bus controller IP (internet protocol) core based on FPGA (Field Programmable Gate Array)
TW202121181A (en) Data transmission system
Yi et al. Design of USB-UART interface converter and its FPGA implementation
Shanavas et al. Design and Analysis of APB and AHB Lite Protocol
Kumar et al. Design and Verification analysis of APB3 Protocol with Coverage
Varma et al. Design and Performance Evaluation of I 2 C and AMBA AXI Protocols for Embedded System Integration
Shrivastava et al. On-chip AMBA Bus Based Efficient Bridge between High Performance and Low Peripheral Devices
Basavaiah et al. Design and Verification of Programmable UART with AXI in Application-Specific Integrated Circuits
Singh et al. Design, Optimization and Verification of the AMBA APB4 Protocol for Low-Power SoC Applications
Parihar et al. VHDL Design and Implementation of High-Speed Double Data Rate 3 Memory Controller with AXI 2.0 compliant
Srinivasan SystemVerilog Verification of Wishbone-Compliant Serial Peripheral Interface