[go: up one dir, main page]

Aziz et al., 2003 - Google Patents

A near optimal scheduler for switch-memory-switch routers

Aziz et al., 2003

View PDF
Document ID
14988705776832940747
Author
Aziz A
Prakash A
Ramachandran V
Publication year
Publication venue
Proceedings of the fifteenth annual ACM symposium on Parallel algorithms and architectures

External Links

Snippet

We present a simple and near optimal randomized parallel scheduling algorithm for scheduling packets in routers based on the Switch-Memory-Switch (SMS) architecture, which emulates' output queuing'by using a collection of small memories within the switch to …
Continue reading at users.ece.utexas.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/54—Interprogramme communication; Intertask communication
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17337—Direct connection machines, e.g. completely connected computers, point to point communication networks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Programme initiating; Programme switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/52—Programme synchronisation; Mutual exclusion, e.g. by means of semaphores; Contention for resources among tasks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding through a switch fabric
    • H04L49/253—Connections establishment or release between ports
    • H04L49/254—Centralized controller, i.e. arbitration or scheduling
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L67/00—Network-specific arrangements or communication protocols supporting networked applications
    • H04L67/10—Network-specific arrangements or communication protocols supporting networked applications in which an application is distributed across nodes in the network
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/15—Interconnection of switching modules
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/50—Overload detection; Overload protection
    • H04L49/505—Corrective Measures, e.g. backpressure
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00—Application independent communication protocol aspects or techniques in packet data networks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L63/00—Network architectures or network communication protocols for network security

Similar Documents

Publication Publication Date Title
Cheng et al. Using high-bandwidth networks efficiently for fast graph computation
KR900006793B1 (en) Packet switched multiple queue nxm switch mode and processing method
JP4066382B2 (en) Network switch and component and method of operation
JP3670160B2 (en) A circuit for assigning each resource to a task, a method for sharing a plurality of resources, a processor for executing instructions, a multitask processor, a method for executing computer instructions, a multitasking method, and an apparatus including a computer processor , A method comprising performing a plurality of predetermined groups of tasks, a method comprising processing network data, a method for performing a plurality of software tasks, and a network device comprising a computer processor
KR900006791B1 (en) Packet Switched Multiport Memory N × M Switch Nodes and Processing Methods
JP3807980B2 (en) Network processor processing complex and method
JP3817477B2 (en) VLSI network processor and method
Kumar et al. Optimization of all-to-all communication on the blue gene/l supercomputer
Aziz et al. A near optimal scheduler for switch-memory-switch routers
MiSiC et al. Communication aspects of the star graph interconnection network
KR20220082074A (en) Decentralized network with consensus mechanism
Sun et al. Republic: Data multicast meets hybrid rack-level interconnections in data center
Wu et al. A hybrid multicast routing approach with enhanced methods for mesh-based networks-on-chip
Bhowmik et al. Distributed control plane for software-defined networks: A case study using event-based middleware
Zhao et al. Joint reducer placement and coflow bandwidth scheduling for computing clusters
Papaphilippou et al. Hipernetch: High-performance FPGA network switch
Subramoni et al. Design and evaluation of generalized collective communication primitives with overlap using connectx-2 offload engine
Prakash et al. Randomized parallel schedulers for switch-memory-switch routers: Analysis and numerical studies
US11552907B2 (en) Efficient packet queueing for computer networks
Zhou et al. Queue management for QoS provision build on network processor
Ren et al. Improving the performance of blockchain sharding protocols with collaborative transaction verification
Hobson et al. A parallel embedded-processor architecture for ATM reassembly
Prakash et al. Prakash. L
Jaros Evolutionary optimization of multistage interconnection networks performance
Javadi et al. A comprehensive analytical model of interconnection networks in large‐scale cluster systems