[go: up one dir, main page]

Abd-El-Barr et al., 2011 - Google Patents

Performance comparison of hierarchical interconnection networks

Abd-El-Barr et al., 2011

View PDF
Document ID
14702368162354119021
Author
Abd-El-Barr M
Al-Somani T
Publication year
Publication venue
Proceedings of 2011 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing

External Links

Snippet

Hierarchical interconnection networks (HINs) employ multiple levels in which Lower-level networks provide local communication while higher-level networks facilitate remote communication. HINs are cost effectiveness and fault-tolerant. They can be classified into …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17356—Indirect interconnection networks
    • G06F15/17368—Indirect interconnection networks non hierarchical topologies
    • G06F15/17381—Two dimensional, e.g. mesh, torus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17337—Direct connection machines, e.g. completely connected computers, point to point communication networks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17306—Intercommunication techniques
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/80—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0721—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design

Similar Documents

Publication Publication Date Title
US10409766B2 (en) Computer subsystem and computer system with composite nodes in an interconnection structure
Abd-El-Barr et al. Topological properties of hierarchical interconnection networks: a review and comparison
Awal et al. A new hierarchical interconnection network for future generation parallel computer
Abd-El-Barr et al. Performance comparison of hierarchical interconnection networks
Qatawneh et al. Section based hex-cell routing algorithm (SBHCR)
Lai Two conditions for reducing the maximal length of node-disjoint paths in hypercubes
Liu et al. RTTM: a new hierarchical interconnection network for massively parallel computing
Hamdi A class of recursive interconnection networks: architectural characteristics and hardware cost
Al Faisal et al. Symmetric tori connected torus network
Tripathy et al. Hierarchical hexagon: a new fault-tolerant interconnection network for parallel systems
Gupta et al. Regular shuffle exchange interconnection networks: review and comparison
Hag et al. On uniform traffic pattern of symmetric midimew connected mesh network
Adhikari et al. Mstar: a new two level interconnection network
Adhikari et al. Reliable, Effective and Fault-Tolerant Design of Leafy Cube Interconnection Network Topology
Li et al. Hamiltonian connectedness of recursive dual-net
Khan et al. Computationally efficient locality-aware interconnection topology for multi-processor system-on-chip (MP-SoC)
Farahabady et al. The recursive transpose-connected cycles (RTCC) interconnection network for multiprocessors
Barpanda et al. Network reliability evaluation of fault tolerant varietal hypercube network
Kovuri et al. Evaluation and comparison of hypercube interconnection networks performance
Zhang et al. Incomplete crossed hypercubes
Mu et al. Extended folded cube: a improved hierarchical interconnection network
Xu et al. Load-balanced routing for nested interconnection networks
Liu et al. Fault-Tolerant Hamiltonian Connectivity of DPCell
Barik et al. Double star: a high performance network for big data
Tyagi et al. Review of 3-D network-on-chip topologies