[go: up one dir, main page]

Chang et al., 2013 - Google Patents

Efficient memory access methods for framebuffer-less video processing applications

Chang et al., 2013

Document ID
13500233483476285939
Author
Chang C
Huang C
Chu Y
Publication year
Publication venue
2013 IEEE International Symposium on Circuits and Systems (ISCAS)

External Links

Snippet

Mask processing is commonly used in many video/image processing functions such as scaling, noise reduction, and edge enhancement by referring several pixels in the adjacent area to generate a processed pixel. Embedded memory therefore occupies large area and …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39—Control of the bit-mapped memory
    • G09G5/395—Arrangements specially adapted for transferring the contents of the bit-mapped memory to the screen
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/363—Graphics controllers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T3/00—Geometric image transformation in the plane of the image, e.g. from bit-mapped to bit-mapped creating a different image
    • G06T3/40—Scaling the whole image or part thereof
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/16—Constructional details or arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2340/00—Aspects of display data processing
    • G09G2340/04—Changes in size, position or resolution of an image
    • G09G2340/0407—Resolution change, inclusive of the use of different resolutions for different screen areas
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T11/00—2D [Two Dimensional] image generation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T2200/00—Indexing scheme for image data processing or generation, in general

Similar Documents

Publication Publication Date Title
US8749667B2 (en) System and method for maintaining maximum input rate while up-scaling an image vertically
JP5991722B2 (en) Apparatus and method for parallel scaler processing
US8797359B2 (en) Inline image rotation
Chen VLSI implementation of a low-cost high-quality image scaling processor
US8949554B2 (en) Idle power control in multi-display systems
Lin et al. The efficient VLSI design of BI-CUBIC convolution interpolation for digital image processing
CN104935831B (en) Parallel leggy image interpolation apparatus and method
Kowalczyk et al. Real-time implementation of contextual image processing operations for 4K video stream in Zynq ultrascale+ MPSoC
Huang et al. A novel interpolation chip for real-time multimedia applications
Kim et al. 2X super-resolution hardware using edge-orientation-based linear mapping for real-time 4K UHD 60 fps video applications
US20040175055A1 (en) Method and apparatus for re-construcing high-resolution images
Bhandari et al. Real time video processing on FPGA using on the fly partial reconfiguration
US9123278B2 (en) Performing inline chroma downsampling with reduced power consumption
Lin et al. Real-time FPGA architecture of extended linear convolution for digital image scaling
Chang et al. Efficient memory access methods for framebuffer-less video processing applications
Moses et al. VLSI architectures for image interpolation: a survey
WO2016197393A1 (en) Parallel multiphase image interpolation device and method
Claus et al. A comparison of embedded reconfigurable video-processing architectures
CN107071326B (en) Video processing method and device
US10152766B2 (en) Image processor, method, and chipset for increasing intergration and performance of image processing
US8731071B1 (en) System for performing finite input response (FIR) filtering in motion estimation
CN103702130A (en) Method for combining reading data in image distortion correcting algorithm
Holzer et al. A real time video processing framework for hardware realization of neighborhood operations with FPGAs
CN103106395A (en) Geometry normalization kernel device of license plate character real-time recognition system
Kazmi et al. FPGA based compact and efficient full image buffering for neighborhood operations