[go: up one dir, main page]

Bolchini et al., 2002 - Google Patents

Designing self-checking FPGAs through error detection codes

Bolchini et al., 2002

View PDF
Document ID
13546924500810078685
Author
Bolchini C
Salice F
Sciuto D
Publication year
Publication venue
17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.

External Links

Snippet

Presents an approach for adapting sound techniques for designing Totally Self-Checking (TSC) combinational circuits based on error detection codes developed in the past for ASIC platforms to FPGA architectures. The attention is focused on the constrained synthesis of the …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318516—Test of programmable logic devices [PLDs]
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318583—Design for test
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
De et al. RSYN: A system for automated synthesis of reliable multilevel circuits
US9047429B2 (en) In-place resynthesis and remapping techniques for soft error mitigation in FPGA
JP3119646B2 (en) Evaluation device and arithmetic processing method for reconfigurable hardware system
Krishnaswamy et al. Enhancing design robustness with reliability-aware resynthesis and logic simulation
Alderighi et al. A fault injection tool for SRAM-based FPGAs
Bolchini et al. Designing self-checking FPGAs through error detection codes
Peercy et al. Fault tolerant VLSI systems
Sterpone et al. On the design of tunable fault tolerant circuits on sram-based fpgas for safety critical applications
Stott et al. Fault tolerance and reliability in field-programmable gate arrays
US8904318B1 (en) Method and apparatus for performing optimization using don't care states
Niknahad et al. A study on fine granular fault tolerance methodologies for FPGAs
Violante et al. Analyzing SEU effects is SRAM-based FPGAsb
Kumar et al. Heterogeneous redundancy for fault and defect tolerance with complexity independent area overhead
Lala et al. Self-checking logic design for FPGA implementation
Reorda et al. Efficient estimation of SEU effects in SRAM-based FPGAs
Bahramnejad et al. Mitigation of soft errors in SRAM-based FPGAs using CAD tools
Sun et al. Design and implementation of a parity-based BIST scheme for FPGA global interconnects
Bolchini et al. An integrated design approach for self-checking FPGAs
Lu et al. Testing configurable LUT-based FPGAs
Sterpone et al. Static and dynamic analysis of SEU effects in SRAM-based FPGAs
Wu et al. Fault detection and location of dynamic reconfigurable FPGAs
Su et al. A phase assignment method for virtual-wire-based hardware emulation
Rozanov et al. Redundant hardware components for ASIC. RTL model and synthesys
Portaluri Study and Development of an Isolation-based Approach for Mitigating Radiation-induced Errors in Reconfigurable Systems-on-Chip
Gosheblagh et al. SEU-secure parity prediction multiplier on SRAM-based FPGAs