[go: up one dir, main page]

Concatto et al., 2009 - Google Patents

Improving yield of torus NoCs through fault-diagnosis-and-repair of interconnect faults

Concatto et al., 2009

View PDF
Document ID
13276962162839993814
Author
Concatto C
Almeida P
Kastensmidt F
Cota E
Lubaszewski M
Herve M
Publication year
Publication venue
2009 15th IEEE International On-Line Testing Symposium

External Links

Snippet

We propose a fault tolerance method for torus NoCs capable of increase the yield with minimal performance overhead. The proposed approach consists in detecting and diagnosing interconnect faults using BIST structures and activating alternative paths for the …
Continue reading at www.academia.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/02—Details
    • H04L12/26—Monitoring arrangements; Testing arrangements
    • H04L12/2697—Testing equipment; Routine testing
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuit
    • G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
    • G01R31/31926—Routing signals to or from the device under test [DUT], e.g. switch matrix, pin multiplexing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L43/00—Arrangements for monitoring or testing packet switching networks
    • H04L43/50—Testing arrangements
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31712—Input or output aspects
    • G01R31/31717—Interconnect testing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/22—Alternate routing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. local area networks [LAN], wide area networks [WAN]
    • H04L12/42—Loop networks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0061—Error detection codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/60—Hybrid or multiprotocol packet, ATM or frame switches
    • H04L49/602—Multilayer or multiprotocol switching, e.g. IP switching
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems
    • H04L12/56—Packet switching systems
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/55—Error prevention, detection or correction
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/15—Interconnection of switching modules
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/24—Testing correct operation

Similar Documents

Publication Publication Date Title
Concatto et al. Improving yield of torus NoCs through fault-diagnosis-and-repair of interconnect faults
Wang et al. Efficient design-for-test approach for networks-on-chip
JP2018191279A (en) Test traffic generation and inspection methods, and associated switch input or output ports and switches
Bhowmik et al. Impact of NoC interconnect shorts on performance metrics
Bhowmik Dugdugi: An optimal fault addressing scheme for octagon-like on-chip communication networks
Bhowmik et al. Reliability monitoring in a smart noc component
Bhowmik et al. An optimal diagnosis of noc interconnects on activation of diagonal routers
Herve et al. Diagnosis of interconnect shorts in mesh NoCs
CN111200544B (en) Network port flow testing method and device
Hervé et al. Functional test of mesh-based nocs with deterministic routing: Integrating the test of interconnects and routers
Wang et al. Design of fault-tolerant and reliable networks-on-chip
Cota et al. Redefining and testing interconnect faults in mesh nocs
Bhowmik et al. Improving reliability in spidergon network on chip-microprocessors
Bhowmik et al. A matrix model for redefining and testing noc interconnect shorts
Bhowmik et al. Locating open-channels in octagon networks on chip-microprocessors
Khalil et al. Flexible self-healing router for reliable and high-performance network-on-chips architecture
Bhowmik et al. A packet address driven test strategy for stuck-at faults in networks-on-chip interconnects
Bhowmik et al. Towards a scalable test solution for the analysis of interconnect shorts in on-chip networks
Bhowmik et al. Charka: A reliability-aware test scheme for diagnosis of channel shorts beyond mesh NoCs
Bhowmik et al. An on-line test solution for addressing interconnect shorts in on-chip networks
Bhowmik et al. A time-optimized scheme towards analysis of channel-shorts in on-chip networks
Bhowmik et al. An odd-even scheme to prevent a packet from being corrupted and dropped in fault tolerant nocs
Alamian et al. A novel test strategy and fault-tolerant routing algorithm for NoC routers
Concatto et al. Improving the yield of NoC-based systems through fault diagnosis and adaptive routing
Aghaei A high fault coverage test approach for communication channels in network on chip