[go: up one dir, main page]

Xiang et al., 2009 - Google Patents

Cheating the diffraction limit: electrodeposited nanowires patterned by photolithography

Xiang et al., 2009

View PDF
Document ID
12775364335258716174
Author
Xiang C
Yang Y
Penner R
Publication year
Publication venue
Chemical Communications

External Links

Snippet

The diffraction limit, d≈ λ/2, constrains the resolution with which structures may be produced using photolithography. Practical limits for d are in the 100 nm range. To circumvent this limit, photolithography can be used to fabricate a sacrificial electrode that is then used to …
Continue reading at cxx.caltech.edu (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in H01L21/20 - H01L21/268
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01N—INVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
    • G01N27/00—Investigating or analysing materials by the use of electric, electro-chemical, or magnetic means
    • G01N27/02—Investigating or analysing materials by the use of electric, electro-chemical, or magnetic means by investigating the impedance of the material
    • G01N27/04—Investigating or analysing materials by the use of electric, electro-chemical, or magnetic means by investigating the impedance of the material by investigating resistance

Similar Documents

Publication Publication Date Title
Xiang et al. Cheating the diffraction limit: electrodeposited nanowires patterned by photolithography
Xiang et al. Lithographically patterned nanowire electrodeposition: A method for patterning electrically continuous metal nanowires on dielectrics
Yang et al. Smaller is faster and more sensitive: the effect of wire size on the detection of hydrogen by single palladium nanowires
Menke et al. Lithographically patterned nanowire electrodeposition
Sayed et al. Heteroepitaxial growth of gold nanostructures on silicon by galvanic displacement
Menke et al. Bismuth telluride (Bi2Te3) nanowires: Synthesis by cyclic electrodeposition/stripping, thinning by electrooxidation, and electrical power generation
US8142984B2 (en) Lithographically patterned nanowire electrodeposition
US7488671B2 (en) Nanostructure arrays and methods of making same
US7385295B2 (en) Fabrication of nano-gap electrode arrays by the construction and selective chemical etching of nano-crosswire stacks
US20210242389A1 (en) Methods for forming thermoelectric elements
Yang et al. Shape-controlled synthesis of palladium and copper superlattice nanowires for high-stability hydrogen sensors
US7829352B2 (en) Fabrication of nano-object array
Cicvarić et al. Thermoelectric properties of bismuth telluride thin films electrodeposited from a nonaqueous solution
Han et al. Bottom-up synthesis of ordered metal/oxide/metal nanodots on substrates for nanoscale resistive switching memory
US20060024438A1 (en) Radially layered nanocables and method of fabrication
Farrell et al. Large-scale parallel arrays of silicon nanowires via block copolymer directed self-assembly
KR101906153B1 (en) Thermochemical gas sensor based on thermoelectric thin film and manufacturing method thereof
JP6016932B2 (en) Nanoelectrode and manufacturing method thereof
Yang et al. Wafer-scale patterning of lead telluride nanowires: structure, characterization, and electrical properties
US20230030586A1 (en) Integrated circuit with topological semimetal interconnects
Kiefer et al. Large arrays of chemo-mechanical nanoswitches for ultralow-power hydrogen sensing
CN103717528B (en) Manufacture method and element and the manufacture method thereof with carbonoxide film of carbonoxide film
Hashioka et al. Metal nanogap devices fabricated by conventional photolithography and their application to deoxyribose nucleic acid analysis
Seo et al. Role of Tellurium Ions for Electrochemically Synthesized Zinc Telluride 2D Structures on Nonconductive Substrate
Percival et al. Laser-pulled ultralong platinum and gold nanowires