[go: up one dir, main page]

Kim et al., 2015 - Google Patents

Controlled patterning of vertical silicon structures using polymer lithography and wet chemical etching

Kim et al., 2015

Document ID
12668268189012868350
Author
Kim H
Lee S
Lee J
Lee E
Choi J
Jung J
Jeong J
Choi D
Publication year
Publication venue
Journal of Nanoscience and Nanotechnology

External Links

Snippet

In order to improve their performance for various applications, a facile method for the waferscale fabrication of micro/nano-patterned vertical silicon (Si) structures such as silicon nanowires (SiNWs), silicon nanorods (SiNRs), and porous silicon (p-Si) was developed. The …
Continue reading at www.ingentaconnect.com (other versions)

Classifications

    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICRO-STRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICRO-STRUCTURAL DEVICES OR SYSTEMS
    • B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
    • B81C1/00015—Manufacture or treatment of devices or systems in or on a substrate for manufacturing micro-systems
    • B81C1/00023—Manufacture or treatment of devices or systems in or on a substrate for manufacturing micro-systems without movable or flexible elements
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICRO-STRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICRO-STRUCTURAL DEVICES OR SYSTEMS
    • B81C2201/00—Manufacture or treatment of micro-structural devices or systems
    • B81C2201/01—Manufacture or treatment of micro-structural devices or systems in or on a substrate
    • B81C2201/0101—Shaping material; Structuring the bulk substrate or layers on the substrate; Film patterning

Similar Documents

Publication Publication Date Title
US8568877B2 (en) Porous and non-porous nanostructures
Kim et al. Au/Ag bilayered metal mesh as a Si etching catalyst for controlled fabrication of Si nanowires
TWI238144B (en) Self-organized nanopore arrays with controlled symmetry and order
US20140256078A1 (en) Semiconductor processing by magnetic field guided etching
KR20190118576A (en) Solid State Sequencing Devices Including Two-Dimensional Layer Material
Romano et al. Effect of isopropanol on gold assisted chemical etching of silicon microstructures
US20120168713A1 (en) Method for manufacturing a silicon nanowire array using a porous metal film
Rey et al. Anisotropic silicon nanowire arrays fabricated by colloidal lithography
CN103249873B (en) Methods of Forming Nanostructures
Asoh et al. Site-selective chemical etching of silicon using patterned silver catalyst
Yoon et al. Etchant wettability in bulk micromachining of Si by metal-assisted chemical etching
CN111937120A (en) Porous and nanoporous semiconductor materials and their manufacture
He et al. A top-down fabrication process for vertical hollow silicon nanopillars
Lin et al. Hierarchical silicon nanostructured arrays via metal-assisted chemical etching
Ono et al. Fabrication and structure modulation of high-aspect-ratio porous GaAs through anisotropic chemical etching, anodic etching, and anodic oxidation
Asoh et al. Formation of periodic microbump arrays by metal-assisted photodissolution of InP
Yan et al. Facile fabrication of wafer-scale, micro-spacing and high-aspect-ratio silicon microwire arrays
Subramanian et al. Templating functional materials using self-assembled block copolymer thin-film for nanodevices
Li et al. A facile and low-cost route to high-aspect-ratio microstructures on silicon via a judicious combination of flow-enabled self-assembly and metal-assisted chemical etching
Kim et al. Controlled patterning of vertical silicon structures using polymer lithography and wet chemical etching
Asoh et al. Pt–Pd-embedded silicon microwell arrays
US20230145232A1 (en) High Rate Printing of Microscale and Nanoscale Patterns Using Interfacial Convective Assembly
KR101989414B1 (en) Metal nanowires in micropatterns using block copolymers and preparing method thereof
Hildreth et al. Nano-metal-Assisted Chemical Etching for Fabricating Semiconductor and Optoelectronic Devices
Leonardi et al. Silicon Nanowires Synthesis by Metal-Assisted Chemical Etching: A Review. Nanomaterials 2021, 11, 383