Peng et al., 2017 - Google Patents
An energy efficient approach for C4. 5 algorithm using OpenCL design flowPeng et al., 2017
View PDF- Document ID
- 12579275344798631793
- Author
- Peng H
- Zhang X
- Huang L
- Publication year
- Publication venue
- 2017 International Conference on Field Programmable Technology (ICFPT)
External Links
Snippet
C4. 5 is an important data mining algorithm and has been widely applied in applications including face detection, character recognition and predictive analysis. Although C4. 5 is highly accurate, its training process is time-consuming because the traditional algorithm has …
- 238000004422 calculation algorithm 0 title abstract description 24
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
- G06F17/141—Discrete Fourier transforms
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
- G06F17/30286—Information retrieval; Database structures therefor; File system structures therefor in structured data stores
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
- G06F15/163—Interprocessor communication
- G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
- G06F17/30861—Retrieval from the Internet, e.g. browsers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N99/00—Subject matter not provided for in other groups of this subclass
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Drumond et al. | The mondrian data engine | |
Zhang et al. | Boosting the performance of FPGA-based graph processor using hybrid memory cube: A case for breadth first search | |
Shan et al. | FPMR: MapReduce framework on FPGA | |
Lin et al. | Hp-gnn: Generating high throughput gnn training implementation on cpu-fpga heterogeneous platform | |
Benkrid et al. | High performance biological pairwise sequence alignment: FPGA versus GPU versus cell BE versus GPP | |
Majumdar et al. | A massively parallel, energy efficient programmable accelerator for learning and classification | |
Wang et al. | ProPRAM: Exploiting the transparent logic resources in non-volatile memory for near data computing | |
Sadredini et al. | eAP: A scalable and efficient in-memory accelerator for automata processing | |
Li et al. | GraphIA: An in-situ accelerator for large-scale graph processing | |
Tanasic et al. | Comparison based sorting for systems with multiple GPUs | |
Karam et al. | Energy-efficient adaptive hardware accelerator for text mining application kernels | |
Chen et al. | GCIM: Towards Efficient Processing of Graph Convolutional Networks in 3D-Stacked Memory | |
Eid et al. | Hardware implementation of YOLOv4-tiny for object detection | |
Li et al. | Efficient FPGA-based sparse matrix–vector multiplication with data reuse-aware compression | |
Santos et al. | Survey on near-data processing: Applications and architectures | |
Hanindhito et al. | Wave-pim: Accelerating wave simulation using processing-in-memory | |
Arefin et al. | k NN-Borůvka-GPU: a fast and scalable MST construction from k NN graphs on GPU | |
Peng et al. | An energy efficient approach for C4. 5 algorithm using OpenCL design flow | |
Tandon et al. | Hardware acceleration for similarity measurement in natural language processing | |
Li et al. | PIM-WEAVER: A high energy-efficient, general-purpose acceleration architecture for string operations in big data processing | |
Liu et al. | FPGA-based sparse matrix multiplication accelerators: From state-of-the-art to future opportunities | |
WO2015094721A2 (en) | Apparatuses and methods for writing masked data to a buffer | |
Li et al. | Enabling high performance deep learning networks on embedded systems | |
US12287770B2 (en) | Dynamic random access memory-based content-addressable memory (DRAM-CAM) architecture for exact pattern matching | |
Dang et al. | Acceleration of frequent itemset mining on FPGA using SDAccel and Vivado HLS |