Stefanou et al., 2004 - Google Patents
High speed array of oscillator-based truly binary random number generatorsStefanou et al., 2004
View PDF- Document ID
- 12469540245625255651
- Author
- Stefanou N
- Sonkusale S
- Publication year
- Publication venue
- 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No. 04CH37512)
External Links
Snippet
A technique to produce many high speed uncorrelated truly binary random number generators (RNGs) utilizing least area and power is proposed. The technique relies on the phase noise and jitter of voltage controlled oscillators (VCOs) to generate RNGs using the …
- 238000000034 method 0 abstract description 21
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0995—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/03—Astable circuits
- H03K3/0315—Ring oscillators
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/84—Generating pulses having a predetermined statistical distribution of a parameter, e.g. random pulse generators
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/01—Details
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/00019—Variable delay
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
- G06F7/588—Random number generators, i.e. based on natural stochastic processes
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
- H03B19/00—Generation of oscillations by non-regenerative frequency multiplication or division of a signal from a separate source
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/001—Modulated-carrier systems using chaotic signals
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8209367B2 (en) | Random number generator | |
US7702705B2 (en) | Random number generation circuit | |
US6240432B1 (en) | Enhanced random number generator | |
Vasyltsov et al. | Fast digital TRNG based on metastable ring oscillator | |
US9047152B2 (en) | Delay device, method, and random number generator using the same | |
US8285767B2 (en) | Apparatus and method for generating a random number | |
Lin et al. | A new method of true random number generation based on Galois ring oscillator with event sampling architecture in FPGA | |
Calbaza et al. | A direct digital period synthesis circuit | |
Amaki et al. | An oscillator-based true random number generator with jitter amplifier | |
WO2023018476A1 (en) | A circuit and system for a very high throughput true random number generator (trng) for next generation secure hardware and communication systems | |
Luo et al. | A 2.5 pJ/bit PVT-tolerant true random number generator based on native-NMOS-regulated ring oscillator | |
Stefanou et al. | High speed array of oscillator-based truly binary random number generators | |
Wang et al. | Design of ultra-high throughput and resource efficiency TRNG based on NAND-XOR and feedback XOR ring oscillators | |
Sreekumar et al. | Selection of an optimum entropy source design for a true random number generator | |
US6507247B2 (en) | Circuit and method for generating a variable frequency clock signal | |
Lee et al. | Implementing a phase detection ring oscillator PUF on FPGA | |
JP2014102833A (en) | Memory circuit with random number generation mode | |
Kumar et al. | Design of energy efficient true random number generator using mux-metastable approach | |
Do et al. | 25 fJ/bit, 5Mb/s, 0.3 V true random number generator with capacitively-coupled chaos system and dual-edge sampling scheme | |
Park et al. | A PVT-Tolerant STR-Based TRNG in 4-nm Achieving 60 Mbp/s and Its Performance Analysis via Mathematical Modeling | |
CN116700675A (en) | Circuit structure of true random number generator of single ring oscillator | |
Mehra et al. | Design of hexagonal oscillator for true random number generation | |
Mao et al. | Zero-bias true random number generator using LFSR-based scrambler | |
Agarwal et al. | Design of MCML-based LFSR for low power and mixed signal applications | |
TW201516860A (en) | Self-feedback random generator and method thereof |