Manuel et al., 2020 - Google Patents
Model-based design space exploration for approximate image processing on FPGAManuel et al., 2020
- Document ID
- 12215363460812165431
- Author
- Manuel M
- Kreddig A
- Conrady S
- Doan N
- Stechele W
- Publication year
- Publication venue
- 2020 IEEE Nordic Circuits and Systems Conference (NorCAS)
External Links
Snippet
Increasing demands on computational performance are outpacing the technological improvements in computer hardware. Approximate computing provides a recent approach to bridge this gap by exploiting the error resilience of applications and trading in quality for less …
- 238000000034 method 0 abstract description 19
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
- G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06Q—DATA PROCESSING SYSTEMS OR METHODS, SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES, NOT OTHERWISE PROVIDED FOR
- G06Q10/00—Administration; Management
- G06Q10/06—Resources, workflows, human or project management, e.g. organising, planning, scheduling or allocating time, human or machine resources; Enterprise planning; Organisational models
- G06Q10/063—Operations research or analysis
- G06Q10/0639—Performance analysis
- G06Q10/06393—Score-carding, benchmarking or key performance indicator [KPI] analysis
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/11—Complex mathematical operations for solving equations, e.g. nonlinear equations, general mathematical optimization problems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/12—Design for manufacturability
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06Q—DATA PROCESSING SYSTEMS OR METHODS, SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES, NOT OTHERWISE PROVIDED FOR
- G06Q10/00—Administration; Management
- G06Q10/04—Forecasting or optimisation, e.g. linear programming, "travelling salesman problem" or "cutting stock problem"
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06Q—DATA PROCESSING SYSTEMS OR METHODS, SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES, NOT OTHERWISE PROVIDED FOR
- G06Q30/00—Commerce, e.g. shopping or e-commerce
- G06Q30/02—Marketing, e.g. market research and analysis, surveying, promotions, advertising, buyer profiling, customer management or rewards; Price estimation or determination
- G06Q30/0202—Market predictions or demand forecasting
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Manuel et al. | Model-based design space exploration for approximate image processing on FPGA | |
| Mrazek et al. | autoax: An automatic design space exploration and circuit building methodology utilizing libraries of approximate components | |
| Sekanina et al. | Automated search-based functional approximation for digital circuits | |
| Zervakis et al. | Multi-level approximate accelerator synthesis under voltage island constraints | |
| US6090152A (en) | Method and system for using voltage and temperature adders to account for variations in operating conditions during timing simulation | |
| Dabhade et al. | A reconfigurable and scalable FPGA architecture for bilateral filtering | |
| US10275553B2 (en) | Custom circuit power analysis | |
| US20110239182A1 (en) | Automatic circuit design technique | |
| Zervakis et al. | Hybrid approximate multiplier architectures for improved power-accuracy trade-offs | |
| US8146035B1 (en) | Power estimation of a circuit design | |
| Vasicek et al. | Towards low power approximate DCT architecture for HEVC standard | |
| Brugger et al. | Mixed precision multilevel Monte Carlo on hybrid computing systems | |
| US5883818A (en) | Method for generating an improved model for evaluating the operation of an integrated circuit design | |
| Baker et al. | Bayesian accuracy analysis of stochastic circuits | |
| Manuel et al. | Region of Interest-Based Parameter Optimization for Approximate Image Processing on FPGAs | |
| Doan et al. | Parameter optimization of approximate image processing algorithms in FPGAs | |
| Bian et al. | Nonlinear delay-table approach for full-chip NBTI degradation prediction | |
| Conrady et al. | Model-based design space exploration for fpga-based image processing applications employing parameterizable approximations | |
| US7036096B1 (en) | Estimating capacitances using information including feature sizes extracted from a netlist | |
| Hsiao et al. | Sensei: An area-reduction advisor for FPGA high-level synthesis | |
| Balaskas et al. | Variability-aware approximate circuit synthesis via genetic optimization | |
| Giles | MLMC techniques for discontinuous functions | |
| Giles | MLMC techniques for discontinuous functions | |
| Manuel et al. | International Journal of Networking and Computing–www. ijnc. org, ISSN 2185-2847 Volume 11, Number 2, pages 438–462, July 2021 | |
| Kreddig et al. | A Framework for Hardware-Accelerated Design Space Exploration for Approximate Computing on FPGA |