[go: up one dir, main page]

Payette et al., 2006 - Google Patents

RLDRAM II Memory Interface for Virtex-5 FPGAs

Payette et al., 2006

View PDF
Document ID
1201992759550818835
Author
Payette B
Angel R
Publication year

External Links

Snippet

Xilinx XAPP852 RLDRAM II Memory Interface for Virtex-5 FPGAs, Application Note Page 1 XAPP852 (v2.3) May 14, 2008 www.xilinx.com 1 © 2006–2008 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx …
Continue reading at application-notes.digchip.com (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output (I/O) data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1066—Output synchronization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output (I/O) data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1072—Input/output (I/O) data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output (I/O) data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write (R-W) timing or clocking circuits; Read-write (R-W) control signal generators or management
    • G11C7/222—Clock generating, synchronizing or distributing circuits within memory device
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/10—Aspects relating to interfaces of memory device to external buses
    • G11C2207/105—Aspects related to pads, pins or terminals
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/22—Control and timing of internal memory operations
    • G11C2207/2254—Calibration

Similar Documents

Publication Publication Date Title
US11842760B2 (en) Memory controller for strobe-based memory systems
US7688672B2 (en) Self-timed interface for strobe-based systems
US7969799B2 (en) Multiple memory standard physical layer macro function
US8930597B1 (en) Method and apparatus for supporting low-latency external memory interfaces for integrated circuits
Payette et al. RLDRAM II Memory Interface for Virtex-5 FPGAs
Cosoroaba Memory interfaces made easy with xilinx fpgas and the memory interface generator
Palanisamy et al. High-Performance DDR2 SDRAM Interface in Virtex-5 Devices
Payette Synthesizable CIO DDR RLDRAM II Controller for Virtex-4 FPGAs
Gopalakrishnan QDR II SRAM Interface for Virtex-5 Devices
George High-Performance DDR2 SDRAM Interface Data Capture Using ISERDES and OSERDES
Angel Synthesizable CIO DDR RLDRAM II Controller for Virtex-II Pro FPGAs
Despaux QDR II SRAM Local Clocking Interface for Virtex-II Pro Devices
Cosoroaba Implementing high performance memory interfaces
George Memory Interfaces Data Capture Using Direct Clocking Technique
Specifications Global and Hierarchical Clocking
Plessas et al. Advanced calibration techniques for high-speed source–synchronous interfaces
Palanisamy Interfacing Spartan–3 Devices With 166 MHz or 333 Mb/s DDR SDRAM Memories
Curd QDRII SRAM interface for Virtex-4 devices
Cosoroaba High-Performance DDR3 SDRAM Interface in Virtex-5 Devices
George DDR2 SDRAM Memory Interface for Virtex-II Pro FPGAs
Ng DDR2 SDRAM Interface for Spartan-3 Generation FPGAs
Handbook External Memory Interfaces in Cyclone V Devices
Moriyama et al. DDR SDRAM Controller Using Virtex-5 FPGA Devices
Picatoste-Olloqui et al. Implementing high-speed double-data rate (DDR) SDRAM controllers on FPGA
Stratix This section provides information on the TriMatrix™ embedded memory blocks internal to Stratix® II GX devices and the supported external memory interfaces.