Yu et al., 2019 - Google Patents
Time-division multiplexing automata processorYu et al., 2019
View PDF- Document ID
- 11992234428547837384
- Author
- Yu J
- Du Nguyen H
- Lebdeh M
- Taouil M
- Hamdioui S
- Publication year
- Publication venue
- 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)
External Links
Snippet
Automata Processor (AP) is a special implementation of non-deterministic finite automata that performs pattern matching by exploring parallel state transitions. The implementation typically contains a hierarchical switching network, causing long latency. This paper …
- 238000000034 method 0 abstract description 29
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
- G06F17/30943—Information retrieval; Database structures therefor; File system structures therefor details of database functions independent of the retrieved data type
- G06F17/30964—Querying
- G06F17/30979—Query processing
- G06F17/30985—Query processing by using string matching techniques
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
- G11C15/04—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores using semiconductor elements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N99/00—Subject matter not provided for in other groups of this subclass
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8631195B1 (en) | Content addressable memory having selectively interconnected shift register circuits | |
US6392910B1 (en) | Priority encoder with multiple match function for content addressable memories and methods for implementing the same | |
Abdullah Hanif et al. | Salvagednn: salvaging deep neural network accelerators with permanent faults through saliency-driven fault-aware mapping | |
Ullah et al. | E-TCAM: An efficient SRAM-based architecture for TCAM | |
US8527488B1 (en) | Negative regular expression search operations | |
CN110301010A (en) | Calculating storaging unit and the storage unit is used for exclusive or and the non-computational processing array device of exclusive or | |
Zhou et al. | Accelerating large-scale single-source shortest path on FPGA | |
US8130525B2 (en) | Method and apparatus for configuring a content-addressable memory (CAM) design as binary CAM or ternary CAM | |
Alam et al. | Sorting in memristive memory | |
Yu et al. | Time-division multiplexing automata processor | |
Li et al. | Testing of configurable 8T SRAMs for in-memory computing | |
Martyshkin et al. | Associative co-processor on the basis of programmable logical integrated circuits for special purpose computer systems | |
de Lima et al. | Stap: An architecture and design tool for automata processing on memristor tcams | |
Li et al. | Making fast buffer insertion even faster via approximation techniques | |
Mallios et al. | Custom RISC-V architecture incorporating memristive in-memory computing | |
US20160358654A1 (en) | Low-power ternary content addressable memory | |
CN117789789A (en) | Current input analog content addressable memory | |
Suvorova | An approach to dynamic reconfigurable transport protocol controller unit development | |
JP6294971B2 (en) | Semiconductor integrated circuit device | |
Mahendra et al. | Design and implementation of drivers and selectors for content addressable memory (CAM) | |
AU2021106221A4 (en) | An improved tcam cell design and method of operation for reduced power dissipation | |
US8023300B1 (en) | Content addressable memory device capable of parallel state information transfers | |
US12277971B2 (en) | Compact K-SAT verification with TCAMs | |
Huang | High-yield performance-efficient redundancy analysis for 2D memory | |
Yu et al. | Apmap: An open-source compiler for automata processors |