[go: up one dir, main page]

Straka et al., 2010 - Google Patents

Fault tolerant structure for sram-based fpga via partial dynamic reconfiguration

Straka et al., 2010

View PDF
Document ID
11721308818823127905
Author
Straka M
Kastil J
Kotasek Z
Publication year
Publication venue
2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools

External Links

Snippet

In this paper, activities which aim at developing a methodology of fault tolerant systems design into SRAM based FPGA platforms with different types of diagnostic approaches are presented. Basic principles of partial dynamic reconfiguration are described together with …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/27—Built-in tests
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2215—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test error correction or detection circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme

Similar Documents

Publication Publication Date Title
Straka et al. SEU simulation framework for Xilinx FPGA: First step towards testing fault tolerant systems
Straka et al. Fault tolerant system design and SEU injection based testing
Gokhale et al. Dynamic reconfiguration for management of radiation-induced faults in FPGAs
Heiner et al. FPGA partial reconfiguration via configuration scrubbing
US7576557B1 (en) Method and apparatus for mitigating one or more event upsets
US8415974B1 (en) Methods and circuits enabling dynamic reconfiguration
Pignol COTS-based applications in space avionics
Violante et al. A low-cost solution for deploying processor cores in harsh environments
Bauer et al. Test strategies for reliable runtime reconfigurable architectures
Carmichael et al. Correcting single-event upsets in Virtex-4 FPGA configuration memory
Straka et al. Fault tolerant structure for sram-based fpga via partial dynamic reconfiguration
Villalta et al. SEU emulation in industrial SoCs combining microprocessor and FPGA
Straka et al. Generic partial dynamic reconfiguration controller for fault tolerant designs based on FPGA
Paulsson et al. Methods for run-time failure recognition and recovery in dynamic and partial reconfigurable systems based on Xilinx Virtex-II Pro FPGAs
Nguyen Repairing FPGA configuration memory errors using dynamic partial reconfiguration
Straka et al. Modern fault tolerant architectures based on partial dynamic reconfiguration in fpgas
Bauer et al. OTERA: Online test strategies for reliable reconfigurable architectures—Invited paper for the AHS-2012 special session “Dependability by reconfigurable hardware”
Gorev et al. Variable byte-length data compression algorithm
Gericota et al. A self-healing real-time system based on run-time self-reconfiguration
KR101825568B1 (en) Failure Detection and Mitigation in Logic Circuits
Venishetti et al. Hierarchical built-in self-testing and fpga based healing methodology for system-on-a-chip
Ilias et al. Combining duplication, partial reconfiguration and software for on-line error diagnosis and recovery in SRAM-based FPGAs
Krasniewski Concurrent error detection for finite state machines implemented with embedded memory blocks of SRAM-based FPGAs
Straka et al. Test platform for fault tolerant systems design properties verification
Borecký et al. Parity Waterfall Method