[go: up one dir, main page]

Huang et al., 2014 - Google Patents

The optimal joint sequence design in the feedback-based two-stage switch

Huang et al., 2014

Document ID
11545350901632167833
Author
Huang A
Hu B
Publication year
Publication venue
Journal of network and computer applications

External Links

Snippet

The feedback-based two-stage switch is scalable as it is configured by a predetermined and periodic joint sequence of configurations (Hu and Yeung, 2010). Its major problem is that the average packet delay is high under light traffic load. In this paper, we improve the …
Continue reading at www.sciencedirect.com (other versions)

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding through a switch fabric
    • H04L49/253—Connections establishment or release between ports
    • H04L49/254—Centralized controller, i.e. arbitration or scheduling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding through a switch fabric
    • H04L49/256—Routing or path finding in ATM switching fabrics
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3009—Header conversion, routing tables or routing tags
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/74—Address processing for routing
    • H04L45/745—Address table lookup or address filtering
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/15—Interconnection of switching modules
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic regulation in packet switching networks
    • H04L47/10—Flow control or congestion control
    • H04L47/12—Congestion avoidance or recovery
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Switching fabric construction
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/50—Overload detection; Overload protection
    • H04L49/505—Corrective Measures, e.g. backpressure
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/24—Multipath
    • H04L45/245—Link aggregation, e.g. trunking
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L67/00—Network-specific arrangements or communication protocols supporting networked applications
    • H04L67/10—Network-specific arrangements or communication protocols supporting networked applications in which an application is distributed across nodes in the network

Similar Documents

Publication Publication Date Title
Chang et al. Load balanced Birkhoff–von Neumann switches, part I: one-stage buffering
US9246821B1 (en) Systems and methods for implementing weighted cost multi-path using two-level equal cost multi-path tables
Chen et al. NFV middlebox placement with balanced set-up cost and bandwidth consumption
Giaccone et al. Throughput region of finite-buffered networks
Xia et al. A practical large-capacity three-stage buffered Clos-network switch architecture
Huang et al. The optimal joint sequence design in the feedback-based two-stage switch
Lin et al. The concurrent matching switch architecture
Zhao et al. Multihop routing enabled packet switching with QoS guarantee in optical clos for data centers
CN113938434A (en) Large-scale high-performance RoCEv2 network construction method and system
Zhang et al. Space‐memory‐memory Clos‐network switches with in‐sequence service
Thamarakuzhi et al. 2-dilated flattened butterfly: A nonblocking switching topology for high-radix networks
Cho et al. Path-based, randomized, oblivious, minimal routing
Tu et al. Design a simple and high performance switch using a two-stage architecture
Bharti et al. Dynamic distributed flow scheduling for effective link utilization in data center networks
Li et al. Length shuffle: Achieving high performance and flexibility for data center networks design
Rasmussen et al. Efficient round‐robin multicast scheduling for input‐queued switches
Iliadis et al. Performance evaluation of the data vortex photonic switch
Salisbury et al. A high speed scheduler/controller for unbuffered banyan networks
Hassen et al. A scalable packet-switch architecture based on OQ NoCs for data center networks
Hassen et al. A scalable packet-switch based on output-queued nocs for data centre networks
Tashev et al. Computer simulations of a modified MiMa-algorithm for a crossbar packet switch
He et al. Load-balanced multipath self-routing switching structure by concentrators
Audzevich et al. Analysis of load-balanced switch with finite buffers
Ohta Techniques for enhancing the rebalancing algorithm for folded Clos networks
Arekapudi et al. Using hardware to configure a load-balanced switch