[go: up one dir, main page]

Nose et al., 2005 - Google Patents

Deterministic inter-core synchronization with periodically all-in-phase clocking for low-power multi-core SoCs

Nose et al., 2005

Document ID
11239523539252345295
Author
Nose K
Shibayama A
Kodama H
Mizuno M
Edahiro M
Nishi N
Publication year
Publication venue
ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.

External Links

Snippet

Periodically all-in-phase clocking (8-step frequency increments with a 4.5 ns switching time) and deterministic synchronous bus wrappers (synchronized data transfer among different frequency cores) are developed for dynamic voltage-and frequency-scaling multi-core SoCs …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G06F1/324—Power saving by lowering clock frequency
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G06F1/3296—Power saving by lowering supply or operating voltage
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/08—Clock generators with changeable or programmable clock frequency
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02B—INDEXING SCHEME RELATING TO CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. INCLUDING HOUSING AND APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B60/00—Information and communication technologies [ICT] aiming at the reduction of own energy use
    • Y02B60/10—Energy efficient computing
    • Y02B60/12—Reducing energy-consumption at the single machine level, e.g. processors, personal computers, peripherals, power supply
    • Y02B60/1207—Reducing energy-consumption at the single machine level, e.g. processors, personal computers, peripherals, power supply acting upon the main processing unit
    • Y02B60/1217—Frequency modification
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02B—INDEXING SCHEME RELATING TO CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. INCLUDING HOUSING AND APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B60/00—Information and communication technologies [ICT] aiming at the reduction of own energy use
    • Y02B60/10—Energy efficient computing
    • Y02B60/12—Reducing energy-consumption at the single machine level, e.g. processors, personal computers, peripherals, power supply
    • Y02B60/1278—Power management
    • Y02B60/1285—Controlling the supply voltage
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization

Similar Documents

Publication Publication Date Title
Hemani et al. Lowering power consumption in clock by using globally asynchronous locally synchronous design style
Bol et al. SleepWalker: A 25-MHz 0.4-V Sub-$\hbox {mm}^{2} $7-$\mu\hbox {W/MHz} $ Microcontroller in 65-nm LP/GP CMOS for Low-Carbon Wireless Sensor Nodes
US9429981B2 (en) CPU current ripple and OCV effect mitigation
US20160112052A1 (en) Low Power Automatic Calibration Method for High Frequency Oscillators
Cheng et al. Dynamic voltage and frequency scaling circuits with two supply voltages
US7921318B2 (en) Techniques for integrated circuit clock management using pulse skipping
US12028437B2 (en) Precise time management using local time base
Meincke et al. Globally asynchronous locally synchronous architecture for large high-performance ASICs
CN114365065A (en) Multi-reset and multi-clock synchronizer and synchronous multi-cycle reset synchronizing circuit
Fojtik et al. A fine-grained GALS SoC with pausible adaptive clocking in 16 nm FinFET
Nose et al. Deterministic inter-core synchronization with periodically all-in-phase clocking for low-power multi-core SoCs
Yadav et al. DVFS based on voltage dithering and clock scheduling for GALS systems
Kamakshi et al. Modeling and analysis of power supply noise tolerance with fine-grained GALS adaptive clocks
US7516350B2 (en) Dynamic frequency scaling sequence for multi-gigahertz microprocessors
Chabloz et al. Distributed DVFS using rationally-related frequencies and discrete voltage levels
Zakaria et al. Self-adaption in SoCs
Ravezzi et al. Clock and synchronization networks for a 3 GHz 64 Bit ARMv8 8-core SoC
US11687115B2 (en) Precise time management for peripheral device using local time base
Shibayama et al. Skew-tolerant global synchronization based on periodically all-in-phase clocking for multi-core SOC platforms
JP2001084053A (en) Electromagnetic interference suppression circuit and method and method for designing digital circuit
Cortadella et al. Narrowing the margins with elastic clocks
Chabloz et al. Power management architecture in McNoC
US6081141A (en) Hierarchical clock frequency domains for a semiconductor device
EP4334801B1 (en) Independent clocking for configuration and status registers
Pontikakis et al. A low-complexity high-speed clock generator for dynamic frequency scaling of FPGA and standard-cell based designs