[go: up one dir, main page]

Chappell, 2001 - Google Patents

Rapid development of reconfigurable systems

Chappell, 2001

Document ID
11166091142586227936
Author
Chappell S
Publication year
Publication venue
Proceedings 12th International Workshop on Rapid System Prototyping. RSP 2001

External Links

Snippet

A new approach to rapid design allows application specialists to increase their productivity and to take concepts directly to silicon. This paper illustrates a case study for the development of an Internet reconfigurable platform, which can support a myriad of …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G06F15/7867—Architectures of general purpose stored programme computers comprising a single central processing unit with reconfigurable architecture
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/44—Arrangements for executing specific programmes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L29/00—Arrangements, apparatus, circuits or systems, not covered by a single one of groups H04L1/00 - H04L27/00 contains provisionally no documents
    • H04L29/02—Communication control; Communication processing contains provisionally no documents
    • H04L29/06—Communication control; Communication processing contains provisionally no documents characterised by a protocol
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00—Application independent communication protocol aspects or techniques in packet data networks
    • H04L69/30—Definitions, standards or architectural aspects of layered protocol stacks
    • H04L69/32—High level architectural aspects of 7-layer open systems interconnection [OSI] type protocol stacks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/86—Hardware-Software co-design
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00—Application independent communication protocol aspects or techniques in packet data networks
    • H04L69/08—Protocols for interworking or protocol conversion
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L67/00—Network-specific arrangements or communication protocols supporting networked applications
    • H04L67/28—Network-specific arrangements or communication protocols supporting networked applications for the provision of proxy services, e.g. intermediate processing or storage in the network
    • H04L67/2823—Network-specific arrangements or communication protocols supporting networked applications for the provision of proxy services, e.g. intermediate processing or storage in the network for conversion or adaptation of application content or format

Similar Documents

Publication Publication Date Title
Koch et al. FABulous: An embedded FPGA framework
Wakabayashi C-based synthesis experiences with a behavior synthesizer,“Cyber”
WO2002008888A2 (en) System, method, and article of manufacture for a reconfigurable hardware-based multimedia device
US20020072893A1 (en) System, method and article of manufacture for using a microprocessor emulation in a hardware application with non time-critical functions
US20030187662A1 (en) System, method, and article of manufacture for a reconfigurable hardware-based audio decoder
Dyer et al. Partially reconfigurable cores for xilinx virtex
US20030184593A1 (en) System, method and article of manufacture for a user interface for an MP3 audio player
Manet et al. An evaluation of dynamic partial reconfiguration for signal and image processing in professional electronics applications
US20020059481A1 (en) Method and apparatus for a multimedia application specific processor
Bezati et al. An heterogeneous compiler of dataflow programs for zynq platforms
Roquier et al. Hardware and software synthesis of heterogeneous systems from dataflow programs
US7590137B1 (en) Parameterizable compact network processor for low-level communication with an integrated circuit
Chappell Rapid development of reconfigurable systems
KR20060053246A (en) Message-passing processor
Guccione et al. Design technology for networked reconfigurable FPGA platforms
Duhem et al. Methodology for designing partially reconfigurable systems using transaction-level modeling
Karras et al. Designing protocol processing systems with Vivado high-level synthesis
Patterson et al. Slotless module-based reconfiguration of embedded FPGAs
Wilson Dynamic Reconfigurable Real-Time Video Processing Pipelines on SRAM-Based FPGAs
CN118886374B (en) Model processing method and device for IP core used in semi-physical simulation
Denolf et al. A systematic approach to design low-power video codec cores
Verkest et al. Design of a secure, intelligent, and reconfigurable Web cam using a C based system design flow
Baganne et al. A multi-level design flow for incorporating IP cores: Case study of 1D wavelet IP integration
Bucknall Build framework and runtime abstraction for partial reconfiguration on FPGA SoCs
Shannon Simplifying system-on-chip design through architecture and system CAD tools