Lai et al., 2012 - Google Patents
Floorplan-aware application-specific network-on-chip topology synthesis using genetic algorithm techniqueLai et al., 2012
- Document ID
- 11153659686908538049
- Author
- Lai G
- Lin X
- Publication year
- Publication venue
- The Journal of Supercomputing
External Links
Snippet
Communication plays a critical role in the design and performance of multi-core systems-on- chip (SoCs). Networks-on-chip (NoCs) have been proposed as a promising solution to complex on-chip communication problems. As regular NoC topologies are infeasible to …
- 238000000034 method 0 title abstract description 52
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5077—Routing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/12—Computer systems based on biological models using genetic models
- G06N3/126—Genetic algorithms, i.e. information processing using digital simulations of the genetic system
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06Q—DATA PROCESSING SYSTEMS OR METHODS, SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES, NOT OTHERWISE PROVIDED FOR
- G06Q10/00—Administration; Management
- G06Q10/04—Forecasting or optimisation, e.g. linear programming, "travelling salesman problem" or "cutting stock problem"
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06Q—DATA PROCESSING SYSTEMS OR METHODS, SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES, NOT OTHERWISE PROVIDED FOR
- G06Q10/00—Administration; Management
- G06Q10/06—Resources, workflows, human or project management, e.g. organising, planning, scheduling or allocating time, human or machine resources; Enterprise planning; Organisational models
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Sahu et al. | A survey on application mapping strategies for network-on-chip design | |
Srinivasan et al. | A technique for low energy mapping and routing in network-on-chip architectures | |
Seiculescu et al. | SunFloor 3D: A tool for networks on chip topology synthesis for 3-D systems on chips | |
Das et al. | Monolithic 3D-enabled high performance and energy efficient network-on-chip | |
CN102065019B (en) | IP (Internet Protocol) core fast mapping method for network on chip based on region division | |
Leung et al. | Energy-aware synthesis of networks-on-chip implemented with voltage islands | |
Ascia et al. | A Multi-objective Genetic Approach to Mapping Problem on Network-on-Chip. | |
Jena et al. | A multiobjective evolutionary algorithm-based optimisation model for network on chip synthesis | |
Srinivasan et al. | ISIS: a genetic algorithm based technique for custom on-chip interconnection network synthesis | |
Agyeman et al. | Energy and performance-aware application mapping for inhomogeneous 3D networks-on-chip | |
Fen et al. | Genetic algorithm based mapping and routing approach for network on chip architectures | |
Alagarsamy et al. | KBMA: A knowledge‐based multi‐objective application mapping approach for 3D NoC | |
Lai et al. | Floorplan-aware application-specific network-on-chip topology synthesis using genetic algorithm technique | |
Das et al. | Small-world network enabled energy efficient and robust 3D NoC architectures | |
Agyeman et al. | Optimised application specific architecture generation and mapping approach for heterogeneous 3d networks-on-chip | |
Furhad et al. | A shortly connected mesh topology for high performance and energy efficient network-on-chip architectures | |
Alhubail et al. | Power and performance optimal noc design for cpu-gpu architecture using formal models | |
Ge et al. | Synthesizing brain-network-inspired interconnections for large-scale network-on-chips | |
Tornero et al. | A communication-driven routing technique for application-specific NoCs | |
Jiang et al. | An efficient 3D NoC synthesis by using genetic algorithms | |
Lai et al. | GA-based floorplan-aware topology synthesis of application-specific network-on-chip | |
Maheswari et al. | Implementation of application specific network on chip architectures on reconfigurable devices using topology generation algorithm with genetic algorithm based optimization technique | |
Sheynin et al. | Complexity and low power issues for on-chip interconnections in MPSoC system level design | |
Tornero et al. | A topology-independent mapping technique for application-specific networks-on-chip | |
Hu et al. | A fast algorithm for energy-aware mapping of cores onto WK-recursive NoC under performance constraints |