[go: up one dir, main page]

Boyang, 2018 - Google Patents

Research on Constructional Neural Network Accelerator Based on FPGA

Boyang, 2018

Document ID
1114539442036979976
Author
Boyang L
Publication year
Publication venue
2018 International Computers, Signals and Systems Conference (ICOMSSC)

External Links

Snippet

Based on the model of constructional neural network, a constructional neural network accelerator based on FPGA is designed. The accelerator's pipeline structure improves the host's operating efficiency, and can fully utilize the constructional computational parallelism …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/141—Discrete Fourier transforms
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06K—RECOGNITION OF DATA; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K9/00—Methods or arrangements for reading or recognising printed or written characters or for recognising patterns, e.g. fingerprints
    • G06K9/36—Image preprocessing, i.e. processing the image information without deciding about the identity of the image
    • G06K9/46—Extraction of features or characteristics of the image
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining

Similar Documents

Publication Publication Date Title
Pestana et al. A full featured configurable accelerator for object detection with YOLO
CN111967468B (en) Implementation method of lightweight target detection neural network based on FPGA
CN113051216B (en) MobileNet-SSD target detection device and method based on FPGA acceleration
CN104915322B (en) A kind of hardware-accelerated method of convolutional neural networks
Cavigelli et al. Origami: A convolutional network accelerator
CN111459877A (en) Winograd YOLOv2 target detection model method based on FPGA acceleration
CN111684473A (en) Improve the performance of neural network arrays
CN108537331A (en) A kind of restructural convolutional neural networks accelerating circuit based on asynchronous logic
CN107403117A (en) Three dimensional convolution device based on FPGA
CN115423081A (en) Neural network accelerator based on CNN _ LSTM algorithm of FPGA
CN111797982A (en) Image processing system based on convolutional neural network
Wang et al. Briefly Analysis about CNN Accelerator based on FPGA
CN114021710B (en) Deep learning convolution acceleration method and processor using bit-level sparsity
Shi et al. Design of parallel acceleration method of convolutional neural network based on fpga
US20200192797A1 (en) Caching data in artificial neural network computations
Fan et al. Optimizing FPGA-based CNN accelerator using differentiable neural architecture search
Zong-ling et al. The design of lightweight and multi parallel CNN accelerator based on FPGA
Tsai et al. Hardware architecture design for hand gesture recognition system on FPGA
Wang et al. Acceleration and implementation of convolutional neural network based on fpga
CN106407137A (en) Hardware accelerator and method of collaborative filtering recommendation algorithm based on neighborhood model
Boyang Research on Constructional Neural Network Accelerator Based on FPGA
CN111914867A (en) Convolutional neural network IP core design based on FPGA
Gonçalves et al. Exploring data size to run convolutional neural networks in low density fpgas
Que Reconfigurable acceleration of recurrent neural networks
Yang et al. Hardware accelerator for high accuracy sign language recognition with residual network based on FPGAs