[go: up one dir, main page]

Shamani et al., 2017 - Google Patents

FPGA implementation issues of a flexible synchronizer suitable for NC-OFDM-based cognitive radios

Shamani et al., 2017

Document ID
10996895885382593094
Author
Shamani F
Airoldi R
Sevom V
Ahonen T
Nurmi J
Publication year
Publication venue
Journal of Systems Architecture

External Links

Snippet

This paper presents a flexible timing synchronization scheme alongside the hardware implementation issues on an Altera Stratix-V Field Programmable Gate Array (FPGA) device. The core content of the synchronizer is based on Finite Impulse Response (FIR) filter which …
Continue reading at www.sciencedirect.com (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/26—Systems using multi-frequency codes
    • H04L27/2601—Multicarrier modulation systems
    • H04L27/2647—Arrangements specific to the receiver
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/141—Discrete Fourier transforms
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/69—Spread spectrum techniques
    • H04B1/707—Spread spectrum techniques using direct sequence modulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines

Similar Documents

Publication Publication Date Title
Lorandel et al. Fast power and performance evaluation of FPGA-based wireless communication systems
Shamani et al. FPGA implementation issues of a flexible synchronizer suitable for NC-OFDM-based cognitive radios
Asha et al. Development of OFDM technique for underwater communication in system on chip
Ferreira et al. Reconfigurable FPGA-based FFT processor for cognitive radio applications
Kumar et al. Small area reconfigurable FFT design by Vedic Mathematics
Airoldi et al. Energy-efficient fast Fourier transforms for cognitive radio systems
US9276778B2 (en) Instruction and method for fused rake-finger operation on a vector processor
Nieto et al. Finite precision analysis of FPGA-based architecture for FBMC transmultiplexers in broadband PLC
Bae et al. Architectural Trade-Offs for High-Speed Real-Time Chromatic Dispersion Compensation FIR Filters With Time-Multiplexed Streaming FFTs
Nareshkumar et al. Adaptive absolute SCORE algorithm for spectrum sensing in cognitive radio
Kumar et al. FPGA Implementation of Adaptive Absolute SCORE Algorithm for Cognitive Radio Spectrum Sensing with WTM and LFA.
US9385778B2 (en) Low-power circuit and implementation for despreading on a configurable processor datapath
Tran Towards hardware synthesis of a flexible radio from a high-level language
Zeng et al. A reconfigurable public-key cryptography coprocessor
Nilsson Design of programmable multi-standard baseband processors
Vucha et al. Design space exploration of DSP techniques for hardware software co-design: an OFDM transmitter case study
Ferreira et al. A dynamically reconfigurable dual-waveform baseband modulator for flexible wireless communications
Ajitha et al. Field Programmable Gate Arrays (FPGA) Based Computational Complexity Analysis of Multicarrier Waveforms.
Boyapati et al. A comparison of DSP, ASIC, and RISC DSP based implementations of multiple access in LTE
Markapur Low power correlator using signal range and sub word based clock gating scheme
Avez et al. A reconfigurable ASIP for 802.11 packet detection algorithm
Shamani et al. Synchronization in NC-OFDM-based cognitive radio platforms
Wildman et al. Enhancing the common-modem hardware integrated library (CHIL) framework
Markovic et al. Technology driven DSP architecture optimization within a high-level block diagram based design flow
Haaranen Implementation of an application-specific integrated circuit interference rejection combining hardware accelerator for a physical random access channel