[go: up one dir, main page]

Prabhakaran et al., 1998 - Google Patents

Simultaneous scheduling, binding and floorplanning in high-level synthesis

Prabhakaran et al., 1998

Document ID
10631285704787956364
Author
Prabhakaran P
Banerjee P
Publication year
Publication venue
Proceedings Eleventh International Conference on VLSI Design

External Links

Snippet

With small device features in sub-micron technologies, interconnection delays play a dominant part in cycle time. Therefore, it is important to consider the impact of physical design during high level synthesis. In this paper, an efficient floorplanning algorithm which …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30861—Retrieval from the Internet, e.g. browsers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general

Similar Documents

Publication Publication Date Title
Donno et al. Clock-tree power optimization based on RTL clock-gating
Prabhakaran et al. Simultaneous scheduling, binding and floorplanning in high-level synthesis
Saxena et al. Repeater scaling and its impact on CAD
Chen et al. Low-power high-level synthesis for FPGA architectures
JP3331968B2 (en) Register transfer level power consumption optimization circuit, method and recording medium with emphasis on glitch analysis and reduction
Cong et al. Matching-based methods for high-performance clock routing
Vittal et al. Low-power buffered clock tree design
Ou et al. Non-uniform multilevel analog routing with matching constraints
Cong et al. Interconnect sizing and spacing with consideration of coupling capacitance
WO2007147150A2 (en) Simultaneous dynamical integration applied to detailed placement
Xu et al. Layout-driven RTL binding techniques for high-level synthesis using accurate estimators
Vishnu et al. Clock tree synthesis techniques for optimal power and timing convergence in soc partitions
Park et al. Performance-driven high-level synthesis with bit-level chaining and clock selection
Singh et al. Partition-based algorithm for power grid design using locality
Lu et al. Navigating registers in placement for clock network minimization
Chaudhary et al. Computing the area versus delay trade-off curves in technology mapping
WO2007147084A2 (en) Generalized clock tree synthesis
Prabhakaran et al. Simultaneous scheduling, binding and floorplanning for interconnect power optimization
Hong et al. TIGER: an efficient timing-driven global router for gate array and standard cell layout design
Wu et al. Timing driven track routing considering coupling capacitance
Dewan et al. Construction of all multilayer monolithic rsmts and its application to monolithic 3d ic routing
Lucas et al. FastYield: Variation-aware, layout-driven simultaneous binding and module selection for performance yield optimization
Taghavi et al. Innovate or perish: FPGA physical design
Lu et al. Combining technology mapping with post-placement resynthesis for performance optimization
Minz et al. Block-level 3-D global routing with an application to 3-D packaging