[go: up one dir, main page]

Porter et al., 1998 - Google Patents

Evolving FPGA based cellular automata

Porter et al., 1998

View PDF
Document ID
10461842362610386989
Author
Porter R
Bergmann N
Publication year
Publication venue
Asia-Pacific Conference on Simulated Evolution and Learning

External Links

Snippet

Cellular Automata architectures are attractive due to their fine grain parallelism, simple computational structures and local routing resources. Some researchers have used genetic algorithms to find CA that perform useful computations. The inherently parallel cellular …
Continue reading at ndl.ethernet.edu.et (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/80—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30943—Information retrieval; Database structures therefor; File system structures therefor details of database functions independent of the retrieved data type
    • G06F17/30946—Information retrieval; Database structures therefor; File system structures therefor details of database functions independent of the retrieved data type indexing structures
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/12—Computer systems based on biological models using genetic models
    • G06N3/126—Genetic algorithms, i.e. information processing using digital simulations of the genetic system
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N99/00—Subject matter not provided for in other groups of this subclass
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Miller et al. Parallel computations on reconfigurable meshes
EP4375844A1 (en) Neural network on-chip mapping method and device based on tabu search algorithm
Gers et al. CoDi-1Bit: A simplified cellular automata based neuron model
JP3789302B2 (en) Digital processing equipment
Shaw The non-von supercomputer
Thurber Interconnection networks: a survey and assessment
Tufte et al. Towards development on a silicon-based cellular computing machine
Sitkoff et al. Implementing a genetic algorithm on a parallel custom computing machine
Ghosh et al. Cellular automata and its applications
Porter et al. Evolving FPGA based cellular automata
Sapin et al. Research of a cellular automaton simulating logic gates by evolutionary algorithms
Lindon et al. An optimal implementation of broadcasting with selective reduction
Halbach et al. Optimal 6-state algorithms for the behavior of several moving creatures
Fountain Array architectures for iconic and symbolic image processing
Varman et al. Sorting with linear speedup on a pipelined hypercube
Middendorf et al. An evolutionary approach to dynamic task scheduling on FPGAs with restricted buffer
Machta et al. The parallel complexity of growth models
Koza et al. Rapidly reconfigurable fieldprogrammable gate arrays for accelerating fitness evaluation in genetic programming
Cabral et al. TDR: A distributed-memory parallel routing algorithm for FPGAs
Agbaria et al. Communication-processor tradeoffs in limited resources PRAM
Halbach et al. Optimizing the Behavior of a Moving Creature in Software and in Hardware
Fernández et al. A methodology for reconfigurable hardware design based upon evolutionary computation
Wu et al. Optimal parallel algorithms for computer vision problems
Laboudi et al. New Solutions for the Density Classification Task in One Dimensional Cellular Automata
Czumaj et al. Simulating shared memory in real time: On the computation power of reconfigurable architectures