[go: up one dir, main page]

Asao et al., 2004 - Google Patents

Design and process integration for high-density, high-speed, and low-power 6F/sup 2/cross point MRAM cell

Asao et al., 2004

Document ID
10319009861858170477
Author
Asao Y
Amano M
Aikawa H
Ueda T
Kishi T
Ikegawa S
Tsuchida K
Yoda H
Kajiyama T
Fukuzumi Y
Iwata Y
Nitayama A
Shimura K
Kato Y
Miura S
Ishiwata N
Hada H
Tahara S
Publication year
Publication venue
IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004.

External Links

Snippet

A cross point (CP) cell with hierarchical bit line architecture was proposed for magnetoresistive random access memory (MRAM) based in Y. Shimizu et al.(2004). The new CP cell has a potential high density of 6F/sup 2/and a faster access time than the …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/10Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/105Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/22Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including components using galvano-magnetic effects, e.g. Hall effects; using similar magnetic field effects
    • H01L27/222Magnetic non-volatile memory structures, e.g. MRAM
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/14Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L43/00Devices using galvano-magnetic or similar magnetic effects; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof
    • H01L43/02Details
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00
    • G11C13/0002Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistance random access memory [RRAM] elements
    • G11C13/0021Auxiliary circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/18Bit line organisation; Bit line lay-out
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2213/00Indexing scheme relating to G11C13/00 for features not covered by this group
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L45/00Solid state devices adapted for rectifying, amplifying, oscillating or switching without a potential-jump barrier or surface barrier, e.g. dielectric triodes; Ovshinsky-effect devices; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof
    • H01L45/04Bistable or multistable switching devices, e.g. for resistance switching non-volatile memory
    • H01L45/14Selection of switching materials
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C8/00Arrangements for selecting an address in a digital store

Similar Documents

Publication Publication Date Title
KR101869149B1 (en) Voltage-controlled magnetic anisotropy switching device using an external ferromagnetic biasing film
US10600460B2 (en) Perpendicular magnetic memory using spin-orbit torque
US11640995B2 (en) Ferroelectric field effect transistors (FeFETs) having band-engineered interface layer
JP5697271B2 (en) Method of forming non-uniform current paths for composite hard mask structures and spin torque driven magnetic tunnel junctions
US6803615B1 (en) Magnetic tunnel junction MRAM with improved stability
KR101148395B1 (en) Memory cell and method of forming a magnetic tunnel junction mtj of a memory cell
JP4966011B2 (en) SEMICONDUCTOR DEVICE, MEMORY DEVICE, MANUFACTURING AND FORMING METHOD THEREOF, MEMORY READING MECHANISM AND METHOD, AND PROCESSOR SYSTEM
US7170775B2 (en) MRAM cell with reduced write current
US6940747B1 (en) Magnetic memory device
US11798607B2 (en) Asynchronous read circuit using delay sensing in magnetoresistive random access memory (mRAM)
KR20200050400A (en) Magnetic device and magnetic random access memory
CN109036485A (en) The memory cell of erect spin track torque magnetic random access memory
US20200144293A1 (en) Ferroelectric field effect transistors (fefets) having ambipolar channels
US11469371B2 (en) SOT-MRAM cell in high density applications
CN107658382A (en) A kind of magnetic random memory based on logic gates
US7414879B2 (en) Semiconductor memory device
KR20020015971A (en) Mram arrangement
US6798689B2 (en) Integrated memory with a configuration of non-volatile memory cells and method for fabricating and for operating the integrated memory
TW201719879A (en) Self-aligned memory array
US7615771B2 (en) Memory array having memory cells formed from metallic material
Asao et al. Design and process integration for high-density, high-speed, and low-power 6F/sup 2/cross point MRAM cell
JP2004273918A (en) Magnetic random access memory and its manufacturing method
CN100380519C (en) Shared global word line magnetic random access memory
US10109331B2 (en) Magnetic storage device with a wiring having a ferromagnetic layer
US7218556B2 (en) Method of writing to MRAM devices