[go: up one dir, main page]

OS et al., 2021 - Google Patents

Architecture for an efficient MBIST using modified march-y algorithms to achieve optimized communication delay and computational speed

OS et al., 2021

View HTML @Full View
Document ID
10115647361117270081
Author
OS N
K S
Publication year
Publication venue
International Journal of Pervasive Computing and Communications

External Links

Snippet

Purpose In this work, an efficient architecture for memory built in self-test (MBIST) that incorporates a modified March Y algorithm using concurrent technique and a modified linear feedback shift register (LFSR)–based address generator is proposed. Design/methodology …
Continue reading at www.emerald.com (HTML) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N99/00—Subject matter not provided for in other groups of this subclass

Similar Documents

Publication Publication Date Title
EP3945448A1 (en) Methods and systems for fault injection testing of an integrated circuit hardware design
OS et al. Architecture for an efficient MBIST using modified march-y algorithms to achieve optimized communication delay and computational speed
Howard et al. The yield enhancement of field-programmable gate arrays
US9430606B2 (en) Failure analysis and inline defect characterization
US9767240B2 (en) Temperature-aware integrated circuit design methods and systems
Tonfat et al. Method to analyze the susceptibility of HLS designs in SRAM-based FPGAs under soft errors
Kraak et al. Impact and mitigation of sense amplifier aging degradation using realistic workloads
Gopalan et al. RETRACTED ARTICLE: A saboteur and mutant based built-in self-test and counting threshold-based built-in self repairing mechanism for memories
Xu et al. Persistent fault analysis of neural networks on FPGA-based acceleration system
Bhushan et al. CMOS test and evaluation
US9483599B1 (en) Circuit design-specific failure in time rate for single event upsets
Krishna et al. Low power memory built in self test address generator using clock controlled linear feedback shift registers
Saravanan et al. Design and analysis of low-transition address generator
Abdullah-Al-Shafi RAM, DEMUX and ALU in nanoscale: a quantum-dot cellular automata-based architecture
Khan et al. A comprehensive review of machine learning applications in vlsi testing: Unveiling the future of semiconductor manufacturing
US12001973B2 (en) Machine learning-based adjustments in volume diagnosis procedures for determination of root cause distributions
US20170076028A1 (en) System and method for estimating performance, power, area and cost (ppac)
Afzaal et al. Improved error detection performance of logic implication checking in FPGA circuits
US12112818B2 (en) Scan chain compression for testing memory of a system on a chip
US11836431B2 (en) Integrated circuit composite test generation
Ramana Kumari et al. Testing of neighborhood pattern-sensitive faults for memory
Kükner et al. Impact of duty factor, stress stimuli, gate and drive strength on gate delay degradation with an atomistic trap-based BTI model
Xama et al. Machine learning-based defect coverage boosting of analog circuits under measurement variations
Jahangiri et al. Value-added defect testing techniques
Mathur et al. An Insight into Algorithms and Self Repair Mechanism for Embedded Memories Testing