Ramírez et al., 2000 - Google Patents
RNS-FPL merged architectures for orthogonal DWTRamírez et al., 2000
- Document ID
- 9948735909159646279
- Author
- Ramírez J
- García A
- Fernández P
- Parrilla L
- Lloris A
- Publication year
- Publication venue
- Electronics Letters
External Links
Snippet
Novel, regular, compact and easily scalable residue number system (RNS) field- programmable logic (FPL) merged architectures for the orthogonal 1D discrete wavelet transform (DWT) and 1D inverse discrete wavelet transform (IDWT) are presented. These …
- 230000002459 sustained 0 abstract description 2
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
- G06F17/141—Discrete Fourier transforms
- G06F17/142—Fast Fourier transforms, e.g. using a Cooley-Tukey type algorithm
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
- G06F17/147—Discrete orthonormal transforms, e.g. discrete cosine transform, discrete sine transform, and variations therefrom, e.g. modified discrete cosine transform, integer transforms approximating the discrete cosine transform
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
- G06F17/148—Wavelet transforms
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/06—Non-recursive filters
- H03H17/0621—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing
- H03H17/0635—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing characterized by the ratio between the input-sampling and output-delivery frequencies
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
- G06F17/145—Square transforms, e.g. Hadamard, Walsh, Haar, Hough, Slant transforms
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/0248—Filters characterised by a particular frequency response or filtering method
- H03H17/0264—Filter sets with mutual related characteristics
- H03H17/0266—Filter banks
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T3/00—Geometric image transformation in the plane of the image, e.g. from bit-mapped to bit-mapped creating a different image
- G06T3/40—Scaling the whole image or part thereof
- G06T3/4084—Transform-based scaling, e.g. FFT domain scaling
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/0248—Filters characterised by a particular frequency response or filtering method
- H03H17/0264—Filter sets with mutual related characteristics
- H03H17/0273—Polyphase filters
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/0223—Computation saving measures; Accelerating measures
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/0211—Frequency selective networks using specific transformation algorithms, e.g. WALSH functions, Fermat transforms, Mersenne transforms, polynomial transforms, Hilbert transforms
- H03H17/0213—Frequency domain filters using Fourier transforms
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5875122A (en) | Integrated systolic architecture for decomposition and reconstruction of signals using wavelet transforms | |
US6047303A (en) | Systolic architecture for computing an inverse discrete wavelet transforms | |
US5995210A (en) | Integrated architecture for computing a forward and inverse discrete wavelet transforms | |
Ramírez et al. | RNS-FPL merged architectures for orthogonal DWT | |
US6499045B1 (en) | Implementation of a two-dimensional wavelet transform | |
JP4180502B2 (en) | Architecture for discrete wavelet transform | |
Sripathi | Efficient implementations of discrete wavelet transforms using FPGAs | |
US6684235B1 (en) | One-dimensional wavelet system and method | |
Al Muhit et al. | VLSI implementation of discrete wavelet transform (DWT) for image compression | |
Bharadwaja | Efficient FPGA implementations of lifting based DWT using partial reconfiguration | |
Motra et al. | An efficient hardware implementation of DWT and IDWT | |
Hung et al. | Compact inverse discrete cosine transform circuit for MPEG video decoding | |
Trenas et al. | A configurable architecture for the wavelet packet transform | |
Shah et al. | Efficient implementations of discrete wavelet transforms using FPGAs | |
Al-Azawi | Low-power, low-area multi-level 2-D discrete wavelet transform architecture | |
Bhanu et al. | A detailed survey on VLSI architectures for lifting based DWT for efficient hardware implementation | |
Akilandeswari | A Multiplier-Less Lifting Scheme Based DWT Structure | |
Fernandez et al. | A RNS-based matrix-vector-multiply FCT architecture for DCT computation | |
Wu et al. | Programmable wavelet packet transform processor | |
Bishop et al. | Reconfigurable implementation of wavelet integer lifting transforms for image compression | |
Ramirez et al. | Implementation of RNS analysis and synthesis filter banks for the orthogonal discrete wavelet transform over FPL devices | |
Ramírez et al. | An efficient rns architecture for the computation of discrete wavelet transforms on programmable devices | |
Ramírez et al. | Analysis of RNS-FPL synergy for high throughput DSP applications: Discrete wavelet transform | |
Parvatham et al. | A novel architecture for an efficient implementation of image compression using 2D-DWT | |
Poornima et al. | Memory efficient high speed systolic array architecture design with multiplexed distributive arithmetic for 2D DTCWT computation on FPGA |