[go: up one dir, main page]

Lusala et al., 2010 - Google Patents

A hybrid router combining circuit switching and packet switching with bus architecture for on-chip networks

Lusala et al., 2010

Document ID
9871513601724924928
Author
Lusala A
Legat J
Publication year
Publication venue
Proceedings of the 8th IEEE International NEWCAS Conference 2010

External Links

Snippet

Since applications can generate both streaming and best effort traffics, there is then a need for an on-chip network to provide QoS for streaming traffic and to guarantee packets delivery without loss for best effort traffic. Instead of handling both streaming and best-effort traffic in a …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3009—Header conversion, routing tables or routing tags
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding through a switch fabric
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic regulation in packet switching networks
    • H04L47/10—Flow control or congestion control
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Switching fabric construction
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/50—Overload detection; Overload protection
    • H04L49/505—Corrective Measures, e.g. backpressure
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. local area networks [LAN], wide area networks [WAN]
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17337—Direct connection machines, e.g. completely connected computers, point to point communication networks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit

Similar Documents

Publication Publication Date Title
Stefan et al. daelite: A tdm noc supporting qos, multicast, and fast connection set-up
EP2664108B1 (en) Asymmetric ring topology for reduced latency in on-chip ring networks
Wang et al. RPNoC: A ring-based packet-switched optical network-on-chip
Sathe et al. Design of a switching node (router) for on-chip networks
Ahmed et al. Efficient router architecture, design and performance exploration for many-core hybrid photonic network-on-chip (2d-phenic)
CN104506310B (en) A kind of Survey on network-on-chip topology and routing algorithm of multinuclear cipher processor
Lusala et al. A hybrid router combining circuit switching and packet switching with bus architecture for on-chip networks
US20030184458A1 (en) Scalable interface and method of transmitting data thereon
Nüssle et al. An FPGA-based custom high performance interconnection network
US20100158052A1 (en) Electronic device and method for synchronizing a communication
Paramasivam Network on-chip and its research challenges
Lusala et al. Combining sdm-based circuit switching with packet switching in a NoC for real-time applications
Lusala et al. Combining circuit and packet switching with bus architecture in a NoC for real-time applications
Sayankar et al. Routing algorithms for noc architecture: a relative analysis
Lusala et al. A hybrid router combining sdm-based circuit swictching with packet switching for on-chip networks
Lusala et al. A hybrid NoC combining SDM-based circuit switching with packet switching for real-time applications
Kumar et al. Design of NoC-Based High-Speed Processor to Suit IoT for a Hyper-Connected Smart World
Suraj et al. A HDL based reduced area NOC router architecture
Sharma Efficient communication protocols and performance analysis for gigabit networks
Evain et al. A generic CAD tool for efficient NoC design
Pradeep et al. An Efficient Framework on Encoding/Decoding Scheme for CDMA Network on Chip
Lusala et al. A SDM-TDM-based circuit-switched router for on-chip networks
Sathe et al. Design of a guaranteed throughput router for on-chip networks
Bitar Building Networking Applications from a NoC-Enhanced FPGA
Venkatesh et al. AN AREA EFFICIENT AND HIGH SPEED NOC SYSTEM BY USING OCI TECHNIQUE