[go: up one dir, main page]

Wang et al., 2015 - Google Patents

VLSI implementation of HEVC motion compensation with distance biased direct cache mapping for 8K UHDTV applications

Wang et al., 2015

View PDF
Document ID
9831748337300122620
Author
Wang S
Zhou D
Zhou J
Yoshimura T
Goto S
Publication year
Publication venue
IEEE Transactions on Circuits and Systems for Video Technology

External Links

Snippet

Ultrahigh definition television is becoming increasingly attractive and practical with the doubled compression performance delivered by High Efficiency Video Coding (H. 265/HEVC). Meanwhile, implementation of real-time video codecs is challenged by not only …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
    • H04N19/43—Hardware specially adapted for motion estimation or compensation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/60—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding
    • H04N19/61—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding in combination with predictive coding
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/50—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding
    • H04N19/503—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding involving temporal prediction
    • H04N19/51—Motion estimation or motion compensation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/60—Memory management

Similar Documents

Publication Publication Date Title
US9351003B2 (en) Context re-mapping in CABAC encoder
Liu et al. A 125$\mu {\hbox {W}} $, Fully Scalable MPEG-2 and H. 264/AVC Video Decoder for Mobile Applications
Tikekar et al. A 249-Mpixel/s HEVC video-decoder chip for 4K ultra-HD applications
Veredas et al. Custom implementation of the coarse-grained reconfigurable ADRES architecture for multimedia purposes
US9762919B2 (en) Chroma cache architecture in block processing pipelines
Lin et al. A 160K gates/4.5 KB SRAM H. 264 video decoder for HDTV applications
US9392292B2 (en) Parallel encoding of bypass binary symbols in CABAC encoder
US9571846B2 (en) Data storage and access in block processing pipelines
Wang et al. VLSI implementation of HEVC motion compensation with distance biased direct cache mapping for 8K UHDTV applications
US20060050976A1 (en) Caching method and apparatus for video motion compensation
Fan et al. A hardware-oriented IME algorithm for HEVC and its hardware implementation
Xu et al. A power-efficient and self-adaptive prediction engine for H. 264/AVC decoding
US20030222877A1 (en) Processor system with coprocessor
Li et al. A highly parallel joint VLSI architecture for transforms in H. 264/AVC
Wang et al. Motion compensation architecture for 8K UHDTV HEVC decoder
Zheng et al. A novel VLSI architecture of motion compensation for multiple standards
Zhou et al. A hardware decoder architecture for general string matching technique
Kim et al. Merge mode estimation for a hardware-based HEVC encoder
Yin et al. Buffer structure optimized VLSI architecture for efficient hierarchical integer pixel motion estimation implementation
Woo et al. A cache-aware motion estimation organization for a hardware-based H. 264 encoder
Zhou et al. High performance VLSI architecture of H. 265/HEVC intra prediction for 8K UHDTV video decoder
Xu et al. Methods for power/throughput/area optimization of H. 264/AVC decoding
Zheng et al. An efficient VLSI architecture for motion compensation of AVS HDTV decoder
Zuo et al. A Cache Hardware design for H. 264 encoder
Chen et al. A high performance and low bandwidth multi-standard motion compensation design for HD video decoder