Arima et al., 1991 - Google Patents
A self-learning neural network chip with 125 neurons and 10 K self-organization synapsesArima et al., 1991
- Document ID
- 981047509960456307
- Author
- Arima Y
- Mashiko K
- Okada K
- Yamada T
- Maeda A
- Kondoh H
- Kayano S
- Publication year
- Publication venue
- IEEE journal of solid-state circuits
External Links
Snippet
A learning neural network LSI chip is described. The chip integrates 125 neuron units and 10K synapse units with the 1.0 mu m double-poly-Si, double-metal CMOS technology. Most of this integration has been realized by using a mixed design architecture of digital and …
- 210000002569 neurons 0 title abstract description 45
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/02—Computer systems based on biological models using neural network models
- G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
- G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
- G06N3/0635—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means using analogue means
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/02—Computer systems based on biological models using neural network models
- G06N3/08—Learning methods
- G06N3/082—Learning methods modifying the architecture, e.g. adding or deleting nodes or connections, pruning
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/02—Computer systems based on biological models using neural network models
- G06N3/04—Architectures, e.g. interconnection topology
- G06N3/0472—Architectures, e.g. interconnection topology using probabilistic elements, e.g. p-rams, stochastic processors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/02—Computer systems based on biological models using neural network models
- G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
- G06N3/067—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using optical means
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/02—Computer systems based on biological models using neural network models
- G06N3/04—Architectures, e.g. interconnection topology
- G06N3/0454—Architectures, e.g. interconnection topology using a combination of multiple neural nets
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N5/00—Computer systems utilising knowledge based models
- G06N5/04—Inference methods or devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N99/00—Subject matter not provided for in other groups of this subclass
- G06N99/005—Learning machines, i.e. computer in which a programme is changed according to experience gained by the machine itself during a complete run
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06K—RECOGNITION OF DATA; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K9/00—Methods or arrangements for reading or recognising printed or written characters or for recognising patterns, e.g. fingerprints
- G06K9/62—Methods or arrangements for recognition using electronic means
- G06K9/6267—Classification techniques
- G06K9/6268—Classification techniques relating to the classification paradigm, e.g. parametric or non-parametric approaches
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Arima et al. | A self-learning neural network chip with 125 neurons and 10 K self-organization synapses | |
| Pineda | Recurrent backpropagation and the dynamical approach to adaptive neural computation | |
| US4874963A (en) | Neuromorphic learning networks | |
| Sejnowski | Higher-order Boltzmann machines | |
| Jabri et al. | Weight perturbation: An optimal architecture and learning technique for analog VLSI feedforward and recurrent multilayer networks | |
| Draghici | Neural networks in analog hardware—Design and implementation issues | |
| Arima et al. | A 336-neuron, 28 K-synapse, self-learning neural network chip with branch-neuron-unit architecture | |
| WO1990004836A1 (en) | Artificial neural network implementation | |
| Payvand et al. | On-chip error-triggered learning of multi-layer memristive spiking neural networks | |
| Treleaven | Neurocomputers | |
| Merrikh-Bayat et al. | The neuro-fuzzy computing system with the capacity of implementation on a memristor crossbar and optimization-free hardware training | |
| Hirai et al. | A digital neuro-chip with unlimited connectability for large scale neural networks | |
| Schneider et al. | Analog CMOS deterministic Boltzmann circuits | |
| Weinfeld | A fully digital integrated CMOS Hopfield network including the learning algorithm | |
| Eberhardt et al. | Analog VLSI neural networks: Implementation issues and examples in optimization and supervised learning | |
| Pelayo et al. | VLSI implementation of a neural model using spikes | |
| Ramacher | Guide lines to VLSI design of neural nets | |
| Gupta et al. | A survey on memristor and CMOS based spiking neural networks | |
| Munavalli et al. | Pattern recognition for data retrieval using artificial neural network | |
| Kumar et al. | Python-LTspice co-simulation to train neural networks with memristive synapses to learn logic gate operations | |
| Martinez | Neural network applicability: Classifying the problem space | |
| Hirai | Recent VLSI neural networks in Japan | |
| Indiveri et al. | Neuromorphic networks of spiking neurons | |
| Arsenault et al. | Neural network model for fast learning and retrieval | |
| Tang et al. | A model of neurons with unidirectional linear response |