[go: up one dir, main page]

Zamani et al., 2011 - Google Patents

Online missing/repeated gate faults detection in reversible circuits

Zamani et al., 2011

Document ID
9628065186545793123
Author
Zamani M
Tahoori M
Publication year
Publication venue
2011 IEEE international symposium on defect and fault tolerance in VLSI and nanotechnology systems

External Links

Snippet

Reversible logic is a computation methodology with the promise of possibly zero-energy consumption by elimination of power dissipation due to information loss. Furthermore, reversible logic has direct application in quantum computing. However, since fault models in …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1012—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318385—Random or pseudo-random test pattern
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Goessel et al. New methods of concurrent checking
Asadi et al. An analytical approach for soft error rate estimation in digital circuits
KR102009047B1 (en) System and method for signature-based redundancy comparison
Valinataj Fault-tolerant carry look-ahead adder architectures robust to multiple simultaneous errors
US7437641B1 (en) Systems and methods for signature circuits
Zamani et al. Online missing/repeated gate faults detection in reversible circuits
Gaur et al. Design for Stuck-at Fault Testability in Multiple Controlled Toffoli-based Reversible Circuits.
Dalirsani et al. Structural software-based self-test of network-on-chip
Efanov et al. Boolean complement method to polynomial codes for combinational circuits testing
Zamani et al. Fault masking and diagnosis in reversible circuits
Ashraf et al. Design-for-diversity for improved fault-tolerance of TMR systems on FPGAs
Nayeem et al. Online fault detection in reversible logic
Nayeem et al. A new approach to online testing of TGFSOP-based ternary Toffoli circuits
Tran et al. A hybrid fault tolerant architecture for robustness improvement of digital circuits
Biswas et al. A formal approach to on-line monitoring of digital VLSI circuits: theory, design and implementation
US20220365136A1 (en) Method and system for efficient testing of digital integrated circuits
Farazmand et al. Online multiple fault detection in reversible circuits
Srinivasan et al. Algebraic ATPG of combinational circuits using binary decision diagrams
Richter et al. Concurrent checking with split-parity codes
Khairullah et al. Design and analysis of fault-tolerant sequential logic circuits for safety-critical applications
Ichihara et al. State assignment for fault tolerant stochastic computing with linear finite state machines
Dalirsani et al. Area-efficient synthesis of fault-secure NoC switches
Voyiatzis et al. Symmetric transparent online BIST for arrays of word-organized RAMs
Kuo et al. Symbiotic controller design using a memory-based FSM model
Zhang et al. Design of a cell in embryonic systems with improved efficiency and fault-tolerance