Darnauer et al., 1996 - Google Patents
Tradeoffs in chip and substrate complexity and cost for field programmable multichip modulesDarnauer et al., 1996
- Document ID
- 9590444389168178524
- Author
- Darnauer J
- Dai W
- Publication year
- Publication venue
- 1996 Proceedings. Eighth Annual IEEE International Conference on Innovative Systems in Silicon
External Links
Snippet
Field programmable MCMs (FPMCMs) can be used to improve the cost-effectiveness of large logic emulation and reconfigurable computing systems. In this paper, we consider two MCM-D based FPMCMs developed at UCSC to illustrate the impact of chip size on substrate …
- 239000000758 substrate 0 title abstract description 42
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7126214B2 (en) | Reconfigurable processor module comprising hybrid stacked integrated circuit die elements | |
| US5543640A (en) | Logical three dimensional interconnections between integrated circuit chips using a two dimensional multi-chip module | |
| US6781226B2 (en) | Reconfigurable processor module comprising hybrid stacked integrated circuit die elements | |
| Weerasekera et al. | Extending systems-on-chip to the third dimension: performance, cost and technological tradeoffs | |
| CN103460656B (en) | For the multi-chip modules of communication, system and method | |
| US5432708A (en) | Multichip module integrated circuit device having maximum input/output capability | |
| KR102854201B1 (en) | Selectable monolithic or externally expandable die-to-die interconnect system method | |
| CN114664788A (en) | Die stitching and harvesting of array structures | |
| US6882176B1 (en) | High-performance programmable logic architecture | |
| Birkner et al. | A very-high-speed field-programmable gate array using metal-to-metal antifuse programmable elements | |
| Fang et al. | A routing algorithm for flip-chip design | |
| Boutros et al. | Into the third dimension: Architecture exploration tools for 3d reconfigurable acceleration devices | |
| Alexander et al. | Placement and routing for three-dimensional FPGAs | |
| Maheshwari et al. | Design of FPGAs with area I/O for field programmable MCM | |
| Darnauer et al. | A field programmable multi-chip module (FPMCM) | |
| Darnauer et al. | Tradeoffs in chip and substrate complexity and cost for field programmable multichip modules | |
| CN118260235B (en) | Computing power accelerator card, design method and computing power server | |
| KR100360074B1 (en) | Logical three-dimensional interconnection between integrated circuit chips using two-dimensional multichip module packages | |
| Darnauer et al. | Field programmable multi-chip module (FPMCM)-an integration of FPGA and MCM technology | |
| Lyke et al. | Cellular automata-based reconfigurable systems as transitional approach to gigascale electronic architectures | |
| Burman et al. | Programmable multichip modules | |
| Norman et al. | An interconnection network for a novel reconfigurable circuit board | |
| Early | A series of demonstrators to assess technologies for silicon hybrid multichip modules | |
| Wang et al. | Integration of large-scale FPGA and DRAM in a package using chip-on-chip technology | |
| Van Marck et al. | A quantitative study of the benefits of area-I/O in FPGAs |