[go: up one dir, main page]

Qi et al., 2022 - Google Patents

The device compact model based on multi-gradient neural network and its application on mos 2 field effect transistors

Qi et al., 2022

Document ID
9272616545086225113
Author
Qi G
Yang Q
Chen X
Zhang Z
Zhou P
Bao W
Lu Y
Publication year
Publication venue
2022 6th IEEE Electron Devices Technology & Manufacturing Conference (EDTM)

External Links

Snippet

Transistor compact model (TCM) is the key bridge between process technology and chip design. A TCM based on multi-gradient neural network (MNN) is developed to capture the nonlinear device electronic characteristics and their high order derivatives in high precision …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2832—Specific tests of electronic circuits not provided for elsewhere
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses

Similar Documents

Publication Publication Date Title
Tripathi et al. A review on power supply induced jitter
CN112232007B (en) A System Level Simulation Method of Total Dose Effect in Electronics System
US8010920B2 (en) Constraint management and validation for template-based circuit design
Qi et al. The device compact model based on multi-gradient neural network and its application on mos 2 field effect transistors
Van Dijk et al. A co-design methodology for scalable quantum processors and their classical electronic interface
CN113341761A (en) Modeling method and system for total dose effect of CMOS digital integrated circuit
Li et al. An Open-Source AMS Circuit Optimization Framework Based on Reinforcement Learning-From Specifications to Layouts
CN107517055B (en) A Design Method of CMOS Digital Logic Circuit
CN104849647A (en) Method and device for simulating reliability aging of circuit
Maricau et al. Efficient reliability simulation of analog ICs including variability and time-varying stress
Cherkauer et al. Channel width tapering of serially connected MOSFET's with emphasis on power dissipation
De Jonghe et al. Advances in variation-aware modeling, verification, and testing of analog ICs
Dghais et al. Power Supply‐and Temperature‐Aware I/O Buffer Model for Signal‐Power Integrity Simulation
Li et al. Characterizing multistage nonlinear drivers and variability for accurate timing and noise analysis
Gupta et al. Automatic test generation for combinational threshold logic networks
Dutta et al. BSIM6--Benchmarking the Next-Generation MOSFET Model for RF Applications
Marani et al. Design and Characterization of Digital Gates based on CNTFET and CMOS Technology
She et al. Standard cell library characterization of 28nm process based on machine learning
Leuchter et al. Automatic test-bench for SiC power devices using LabVIEW
Kabir et al. Advances of neural network modeling methods for RF/microwave applications
Waltl et al. Performance Analysis of 4H-SiC Pseudo-D CMOS Inverter Circuits Employing Physical Charge Trapping Models
Tao et al. Artificial Neural Network Compact Modeling Methodology For Complementary Field Effect Transistor
Castro-González et al. Development of a behavioral model of the single-electron transistor for hybrid circuit simulation
Mahmoud et al. Current source based standard-cell model for accurate timing analysis of combinational logic cells
Liu et al. A neural network-based framework for accelerated device-circuit electrothermal co-simulations in GAAFETs