Sepulveda et al., 2018 - Google Patents
Towards the formal verification of security properties of a network-on-chip routerSepulveda et al., 2018
- Document ID
- 9268415868920456274
- Author
- Sepulveda J
- Aboul-Hassan D
- Sigl G
- Becker B
- Sauer M
- Publication year
- Publication venue
- 2018 IEEE 23rd European Test Symposium (ETS)
External Links
Snippet
Vulnerabilities and design flaws in Network-on-Chip (NoC) routers can be exploited in order to spy, modify and constraint the sensitive communication inside the Multi-Processors Systems-on-Chip (MPSoCs). Although previous works address the NoC threat, finding …
- 238000004891 communication 0 abstract description 31
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Sepulveda et al. | Towards the formal verification of security properties of a network-on-chip router | |
| Basak et al. | Security assurance for system-on-chip designs with untrusted IPs | |
| Farzana et al. | Soc security verification using property checking | |
| Waksman et al. | Silencing hardware backdoors | |
| US9325493B2 (en) | System and methods for silencing hardware backdoors | |
| Ardeshiricham et al. | Clepsydra: Modeling timing flows in hardware designs | |
| Kim et al. | A Trojan-resistant system-on-chip bus architecture | |
| Restuccia et al. | Aker: A design and verification framework for safe and secure soc access control | |
| He et al. | SoC interconnection protection through formal verification | |
| Nath et al. | Resilient system-on-chip designs with NoC fabrics | |
| Khalid et al. | Runtime hardware Trojan monitors through modeling burst mode communication using formal verification | |
| Tarek et al. | Benchmarking of soc-level hardware vulnerabilities: A complete walkthrough | |
| Meng et al. | Sevnoc: Security validation of system-on-chip designs with noc fabrics | |
| Ahmadi et al. | FPGA-Patch: Mitigating remote side-channel attacks on FPGAs using dynamic patch generation | |
| Ayalasomayajula et al. | Automatic Asset Identification for Assertion-Based SoC Security Verification | |
| Ayalasomayajula et al. | Prioritizing Information Flow Violations: Generation of Ranked Security Assertions for Hardware Designs | |
| Rahman et al. | The road not taken: efpga accelerators utilized for soc security auditing | |
| Shuvo et al. | Flat: Layout-aware and security property-assisted timing fault-injection attack assessment | |
| Haider et al. | Hatch: A formal framework of hardware trojan design and detection | |
| Farahmandi et al. | SoC security verification using property checking | |
| Nazarian et al. | S 4 oC: A Self-Optimizing, Self-Adapting Secure System-on-Chip Design Framework to Tackle Unknown Threats—A Network Theoretic, Learning Approach | |
| Ardeshiricham | Verification and Synthesis of Information Flow Secure Hardware Designs | |
| Ibrahim et al. | Non-invasive hardware trojans modeling and insertion: a formal Verification Approach | |
| Haider et al. | HaTCh: Hardware Trojan Catcher. | |
| Veeranna et al. | Trust filter: Runtime hardware Trojan detection in behavioral MPSoCs |