[go: up one dir, main page]

Bochmann et al., 1982 - Google Patents

Experience with formal specifications using an extended state transition model

Bochmann et al., 1982

View PDF
Document ID
9265410459724450262
Author
Bochmann G
Cerny E
Gagné M
Jard C
Leveille A
Lacaille C
Maksud M
Raghunathan K
Sarikaya B
Publication year
Publication venue
IEEE Transactions on Communications

External Links

Snippet

Experience with the use of formal descriptions of communication services and protocols is described. The paper focuses on the experience of the authors with the extended state transition model which is proposed as a standard formal description technique (FDT) for the …
Continue reading at www.site.uottawa.ca (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G06F11/3668—Software testing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G06F11/3604—Software analysis for verifying properties of programs
    • G06F11/3608—Software analysis for verifying properties of programs using formal methods, e.g. model checking, abstract interpretation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/44—Arrangements for executing specific programmes
    • G06F9/455—Emulation; Software simulation, i.e. virtualisation or emulation of application or operating system execution engines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/30—Creation or generation of source code
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformations of program code
    • G06F8/41—Compilation

Similar Documents

Publication Publication Date Title
Bochmann et al. Experience with formal specifications using an extended state transition model
Morin et al. Taming dynamically adaptive systems using models and aspects
US6385765B1 (en) Specification and verification for concurrent systems with graphical and textual editors
Gay et al. Session types for inter-process communication
Sarikaya Conformance testing: Architectures and test sequences
Baresi et al. Style-based refinement of dynamic software architectures
De Souza et al. Mutation testing applied to estelle specifications
US20010051937A1 (en) Problem model for alarm correlation
Sunshine Survey of protocol definition and verification techniques
Sidhu et al. Experience with formal methods in protocol development
Arts et al. Development of a verified Erlang program for resource locking
Engels et al. Model-based verification and validation of properties
Arnold et al. An Application of SMC to continuous validation of heterogeneous systems
Shukla et al. Formal modeling and verification of software‐defined networks: A survey
Inverardi et al. Automatic verification of distributed systems: The process algebra approach
Karjoth et al. LOEWE: a LOTOS engineering workbench
Arts et al. Global scheduler properties derived from local restrictions
Barringer et al. A process algebra foundation for reasoning about core ELLA
Boroday et al. Techniques for Abstracting SDL Specifications
Attali et al. Parameterized specification and verification of the Chilean electronic invoices system
Erdogmus et al. Formal Verification Based on Relation Checking in SPIN: A Case Study
Johnsen et al. Validating behavioral component interfaces in rewriting logic
Tang et al. Goal-directed modeling of self-adaptive software architecture
Johnsen et al. Validating behavioral component interfaces in rewriting logic
Ghribi A model checker for LOTOS.