[go: up one dir, main page]

Lewandowski et al., 2012 - Google Patents

A novel method for watermarking sequential circuits

Lewandowski et al., 2012

View PDF
Document ID
9257014776414201688
Author
Lewandowski M
Meana R
Morrison M
Katkoori S
Publication year
Publication venue
2012 IEEE International Symposium on Hardware-Oriented Security and Trust

External Links

Snippet

We propose a novel technique to watermark sequential circuits by embedding a signature via state encoding. The proposed technique is a greedy heuristic for the subgraph matching problem, which has two steps:(a) watermark graph construction and (b) watermark …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30286—Information retrieval; Database structures therefor; File system structures therefor in structured data stores
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/20—Handling natural language data
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2221/00—Indexing scheme relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
    • H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators

Similar Documents

Publication Publication Date Title
Lewandowski et al. A novel method for watermarking sequential circuits
Alrahis et al. GNN-RE: Graph neural networks for reverse engineering of gate-level netlists
Fyrbiak et al. On the difficulty of FSM-based hardware obfuscation
Bakiri et al. A hardware and secure pseudorandom generator for constrained devices
Mokhov et al. Conditional partial order graphs: Model, synthesis, and application
Fayyazi et al. Deep learning-based circuit recognition using sparse mapping and level-dependent decaying sum circuit representations
Rožić et al. Iterating von Neumann's post-processing under hardware constraints
US12118282B2 (en) Removal of hardware intellectual property and programmable replacement
McDonald et al. Functional polymorphism for intellectual property protection
Kirovski et al. Protecting combinational logic synthesis solutions
Koushanfar Active hardware metering by finite state machine obfuscation
Pilato et al. Optimizing the use of behavioral locking for high-level synthesis
Kibria et al. Rtl-fsmx: Fast and accurate finite state machine extraction at the rtl for security applications
Sun et al. A new pay-per-use scheme for the protection of FPGA IP
Palumbo et al. Coarse‐grained reconfiguration: dataflow‐based power management
Wang et al. Rtlmarker: Protecting llm-generated rtl copyright via a hardware watermarking framework
Choi et al. Reverse engineering for Xilinx FPGA chips using ISE design tools
Hatti et al. Performance analysis of 4: 1 MUX APUF architecture implemented on Zynq 7000 SoC FPGA
US20220360427A1 (en) System and method for digital circuit emulation with homomorphic encryption
Han et al. Station: State encoding-based attack-resilient sequential obfuscation
Saha et al. Embedding of signatures in reconfigurable scan architecture for authentication of intellectual properties in system‐on‐chip
Lewandowski A novel method for watermarking sequential circuits
Miketic et al. Phasecamouflage: Leveraging adiabatic operation to thwart reverse engineering
Abideen et al. Reconfigurable Obfuscation Techniques for the IC Supply Chain: Using FPGA-Like Schemes for Protection of Intellectual Property
Shen et al. Few-shot learning on ams circuits and its application to parasitic capacitance prediction