[go: up one dir, main page]

Rajan et al., 1998 - Google Patents

ATM switch design by high-level modeling, formal verification and high-level synthesi

Rajan et al., 1998

View PDF
Document ID
8941517677783775908
Author
Rajan S
Fujita M
Yuan K
Lee M
Publication year
Publication venue
ACM Transactions on Design Automation of Electronic Systems (TODAES)

External Links

Snippet

Asynchronous Transfer Mode (ATM) has emerged as a backbone for high-speed broadband telecommunication networks. In this paper, we present ATM switch design, starting from a parametric high-level model and debugging the model using a combination of formal …
Continue reading at dl.acm.org (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/504—Formal methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/20—Handling natural language data
    • G06F17/27—Automatic analysis, e.g. parsing
    • G06F17/2705—Parsing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/86—Hardware-Software co-design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM

Similar Documents

Publication Publication Date Title
US5752000A (en) System and method for simulating discrete functions using ordered decision arrays
Nikhil et al. High-level synthesis: an essential ingredient for designing complex ASICs
US9262303B2 (en) Automated semiconductor design flaw detection system
Dennis et al. Building blocks for data flow prototypes
Williamson et al. Synthesis of parallel hardware implementations from synchronous dataflow graph specifications
Mousavi et al. Formal semantics and analysis of component connectors in Reo
Basset et al. Uniform sampling for networks of automata
Dasgupta et al. Moving from weakly endochronous systems to delay-insensitive circuits
Rajan et al. ATM switch design by high-level modeling, formal verification and high-level synthesi
Tahar et al. Modeling and formal verification of the Fairisle ATM switch fabric using MDGs
Chau et al. A hierarchical approach to self-timed circuit verification
Lu et al. Practical approaches to the automatic verification of an ATM switch fabric using VIS
Borrione et al. An approach to the introduction of formal validation in an asynchronous circuit design flow
Langevin et al. Behavioral verification of an ATM switch fabric using implicit abstract state enumeration
Xu et al. Practical application of formal verification techniques on a frame mux/demux chip from Nortel Semiconductors
Rajan et al. Integration of high-level modeling, formal verification, and high-level synthesis in ATM switch design
Rajan et al. ATM switch design: Parametric high-level modeling and formal verification
Morin-Allory et al. Efficient and correct by construction assertion-based synthesis
Rajan et al. High-level design and validation of ATM switch
Yoeli Specification and verification of asynchronous circuits using marked graphs
Toma et al. Combining several paradigms for circuit validation and verification
Claretto et al. Fast prototyping of an ASIC for ATM application using a synthesizable VHDL flexible library
Tahar et al. Three approaches to hardware verification: HOL, MDG, and VIS compared
Lu et al. On the verification and reimplementation of an ATM switch fabric using VIS
Gawanmeh et al. Formal verification of ASMs using MDGs