[go: up one dir, main page]

Kobayashi et al., 2007 - Google Patents

Feasibility study of a table-based SET-pulse estimation in logic cells from heavy-ion-induced transient currents measured in a single MOSFET

Kobayashi et al., 2007

Document ID
8899295134039741528
Author
Kobayashi D
Hirose K
Makino T
Ikeda H
Saito H
Publication year
Publication venue
IEEE Transactions on Nuclear Science

External Links

Snippet

A table-based technique for estimating single-event transient pulses is evaluated in the most crucial case for bulk MOSFET technologies where an ion penetrates the drain region. A device model of a bulk MOSFET is built in a 2-D numerical device simulation framework, and …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/26—Testing of individual semiconductor devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Naseer et al. Critical charge characterization for soft error rate modeling in 90nm SRAM
Hazucha et al. Impact of CMOS technology scaling on the atmospheric neutron soft error rate
Dodd Physics-based simulation of single-event effects
Nsengiyumva et al. A comparison of the SEU response of planar and FinFET D flip-flops at advanced technology nodes
Dodd et al. Production and propagation of single-event transients in high-speed digital logic ICs
Garg Analysis and design of resilient VLSI circuits: mitigating soft errors and process variations
Ramanarayanan et al. Modeling soft errors at the device and logic levels for combinational circuits
Cao et al. A layout-based soft error vulnerability estimation approach for combinational circuits considering single event multiple transients (SEMTs)
Kobayashi et al. Estimation of single event transient voltage pulses in VLSI circuits from heavy-ion-induced transient currents measured in a single MOSFET
Turowski et al. Mixed-mode simulation and analysis of digital single event transients in fast CMOSICs
Wirth et al. Accurate and computer efficient modelling of single event transients in CMOS circuits
Saremi et al. Physically based predictive model for single event transients in CMOS gates
Aneesh et al. A physics-based single event transient pulse width model for CMOS VLSI circuits
Badaroglu et al. Evolution of substrate noise generation mechanisms with CMOS technology scaling
Paliaroutis et al. A placement-aware soft error rate estimation of combinational circuits for multiple transient faults in CMOS technology
Heijmen Analytical semi-empirical model for SER sensitivity estimation of deep-submicron CMOS circuits
Kauppila et al. A bias-dependent single-event-enabled compact model for bulk FinFET technologies
Artola et al. Modeling of elevated temperatures impact on single event transient in advanced CMOS logics beyond the 65-nm technological node
Viera et al. Role of laser-induced ir drops in the occurrence of faults: Assessment and simulation
Kobayashi et al. Feasibility study of a table-based SET-pulse estimation in logic cells from heavy-ion-induced transient currents measured in a single MOSFET
Sanyal et al. An efficient technique for leakage current estimation in nanoscaled CMOS circuits incorporating self-loading effects
Gadlage et al. Heavy-ion-induced digital single event transients in a 180 nm fully depleted SOI process
Truyen et al. Temperature Effect on Heavy-Ion-Induced Single-Event Transient Propagation in CMOS Bulk 0.18$\mu $ m Inverter Chain
Kobayashi et al. Time-domain component analysis of heavy-ion-induced transient currents in fully-depleted SOI MOSFETs
Hemmat et al. Hybrid TFET-MOSFET circuit: a solution to design soft-error resilient ultra-low power digital circuit