[go: up one dir, main page]

Cortez et al., 2014 - Google Patents

Testing PUF-based secure key storage circuits

Cortez et al., 2014

View PDF
Document ID
8626832477862253064
Author
Cortez M
Roelofs G
Hamdioui S
Di Natale G
Publication year
Publication venue
2014 Design, Automation & Test in Europe Conference & Exhibition (DATE)

External Links

Snippet

Design for test is an integral part of any VLSI chip. However, for secure systems extra precautions have to be taken to prevent that the test circuitry could reveal secret information. This paper addresses secure test for Physical Unclonable Function based systems. In …
Continue reading at past.date-conference.com (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318385—Random or pseudo-random test pattern
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318371—Methodologies therefor, e.g. algorithms, procedures
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G06F7/582—Pseudo-random number generators
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
    • H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
    • H04L9/065—Encryption by serially and continuously modifying data stream elements, e.g. stream cipher systems, RC4, SEAL or A5/3
    • H04L9/0656—Pseudorandom key sequence combined element-for-element with data sequence, e.g. one-time-pad [OTP] or Vernam's cipher
    • H04L9/0662—Pseudorandom key sequence combined element-for-element with data sequence, e.g. one-time-pad [OTP] or Vernam's cipher with particular pseudorandom sequence generator
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
    • H04L2209/12—Details relating to cryptographic hardware or logic circuitry
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring

Similar Documents

Publication Publication Date Title
Cui et al. Static and dynamic obfuscations of scan data against scan-based side-channel attacks
Da Rolt et al. Test versus security: Past and present
Yang et al. Secure scan: A design-for-test architecture for crypto chips
Alrahis et al. ScanSAT: Unlocking static and dynamic scan obfuscation
Da Rolt et al. Are advanced DfT structures sufficient for preventing scan-attacks?
Das et al. PUF-based secure test wrapper design for cryptographic SoC testing
Cui et al. A new PUF based lock and key solution for secure in-field testing of cryptographic chips
Das et al. Security analysis of industrial test compression schemes
Cui et al. A guaranteed secure scan design based on test data obfuscation by cryptographic hash
Cui et al. Why current secure scan designs fail and how to fix them?
Cortez et al. Testing PUF-based secure key storage circuits
Karmakar et al. Hardware IP protection using logic encryption and watermarking
Di Natale et al. Self-test techniques for crypto-devices
Vaghani et al. On securing scan design through test vector encryption
Chandran et al. SS-KTC: A high-testability low-overhead scan architecture with multi-level security integration
Huang et al. Trace buffer attack on the AES cipher
Kasarabada et al. Sled: Sequential logic encryption using dynamic keys
Chen et al. Partial scan design against scan-based side channel attacks
JP2016091134A (en) Semiconductor device and semiconductor device reliability testing method
Gbade-Alabi et al. A signature based architecture for trojan detection
Chen et al. Balancing testability and security by configurable partial scan design
Sao et al. Revisiting the security of static masking and compaction: Discovering new vulnerability and improved scan attack on AES
Cortez et al. Testing Methods for PUF-Based Secure Key Storage Circuits
Huang et al. An obfuscation scheme of scan chain to protect the cryptographic chips
Nara et al. State-dependent changeable scan architecture against scan-based side channel attacks