von Kaenel et al., 2007 - Google Patents
Dual true random number generators for cryptographic applications embedded on a 200 million device dual CPU SoCvon Kaenel et al., 2007
- Document ID
- 8174096336881593974
- Author
- von Kaenel V
- Takayanagi T
- Publication year
- Publication venue
- 2007 IEEE Custom Integrated Circuits Conference
External Links
Snippet
Implementations of a thermal noise and a chaotic True Random Number Generator (TRNG) are presented. They are embedded in a large commercial SoC and used for cryptographic applications (SSL and key generation). Their outputs are combined to improve the …
- 230000000739 chaotic 0 abstract description 29
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
- G06F7/588—Random number generators, i.e. based on natural stochastic processes
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/84—Generating pulses having a predetermined statistical distribution of a parameter, e.g. random pulse generators
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/03—Astable circuits
- H03K3/0315—Ring oscillators
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/72—Indexing scheme relating to groups G06F7/72 - G06F7/729
- G06F2207/7219—Countermeasures against side channel or fault attacks
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Kim et al. | 8.2 8Mb/s 28Mb/mJ robust true-random-number generator in 65nm CMOS based on differential ring oscillator with feedback resistors | |
Tang et al. | True random number generator circuits based on single-and multi-phase beat frequency detection | |
Bae et al. | 3-Gb/s high-speed true random number generator using common-mode operating comparator and sampling uncertainty of D flip-flop | |
Liu et al. | ACRO-PUF: A low-power, reliable and aging-resilient current starved inverter-based ring oscillator physical unclonable function | |
Halak | Physically unclonable functions | |
EP2176739B1 (en) | Method and hardware for generating random numbers using dual oscillator architecture and continuous-time chaos | |
Holman et al. | An integrated analog/digital random noise source | |
Mathew et al. | 2.4 Gbps, 7 mW all-digital PVT-variation tolerant true random number generator for 45 nm CMOS high-performance microprocessors | |
Vasyltsov et al. | Fast digital TRNG based on metastable ring oscillator | |
Cao et al. | A new energy-efficient and high throughput two-phase multi-bit per cycle ring oscillator-based true random number generator | |
Kinniment et al. | Design of an on-chip random number generator using metastability | |
Güler et al. | A high speed, fully digital IC random number generator | |
Huang et al. | Design guidelines and feedback structure of ring oscillator PUF for performance improvement | |
Kumar et al. | On design of temperature invariant physically unclonable functions based on ring oscillators | |
Zhao et al. | A 1036-F 2/bit high reliability temperature compensated cross-coupled comparator-based PUF | |
Nam et al. | Compact SRAM-based PUF chip employing body voltage control technique | |
Ning et al. | Design and validation of high speed true random number generators based on prime-length ring oscillators | |
Park et al. | A BER-suppressed PUF with an amplification of process mismatch effect in an oscillator collapse topology | |
Suresh et al. | Entropy extraction in metastability-based TRNG | |
von Kaenel et al. | Dual true random number generators for cryptographic applications embedded on a 200 million device dual CPU SoC | |
Taneja et al. | Fully synthesizable unified true random number generator and cryptographic core | |
Kobayashi et al. | Analog/mixed-signal circuit design in nano CMOS era | |
Shifman et al. | A 2 bit/cell tilting SRAM-based PUF with a BER of 3.1 E-10 and an energy of 21 FJ/bit in 65nm | |
Loong et al. | Performance analysis of CMOS-memristor hybrid ring oscillator Physically Unclonable Function (RO-PUF) | |
Yang et al. | A 200Mbps random number generator with jitter-amplified oscillator |