[go: up one dir, main page]

Höppner et al., 2015 - Google Patents

An all-digital PWM generator with 62.5 ps resolution in 28nm CMOS technology

Höppner et al., 2015

Document ID
8165995496335391310
Author
Höppner S
Haenzsche S
Scholze S
Schüffny R
Publication year
Publication venue
2015 IEEE International Symposium on Circuits and Systems (ISCAS)

External Links

Snippet

This paper presents an all-digital pulse width modulator (PWM) for application in integrated DC-DC converters. Based on a multi-phase clock signal a PWM resolution of 62.5 ps is achieved, resulting in up to 16-Bit PWM resolution at 4096ns period. The PWM signal duty …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
    • H03B19/00—Generation of oscillations by non-regenerative frequency multiplication or division of a signal from a separate source
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K7/00—Modulating pulses with a continuously-variable modulating signal
    • H03K7/08—Duration or width modulation Duty cycle modulation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
    • H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
    • H03K23/40—Gating or clocking signals applied to all stages, i.e. synchronous counters
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion

Similar Documents

Publication Publication Date Title
Helal et al. A highly digital MDLL-based clock multiplier that leverages a self-scrambling time-to-digital converter to achieve subpicosecond jitter performance
Hong et al. A 0.004 mm 2 250μW ΔΣ TDC with time-difference accumulator and a 0.012 mm 2 2.5 mW bang-bang digital PLL using PRNG for low-power SoC applications
Sheng et al. An ultra-low-power and portable digitally controlled oscillator for SoC applications
Kim et al. A 2.4-GHz 1.5-mW digital multiplying delay-locked loop using pulsewidth comparator and double injection technique
Bayram et al. 1.5–3.3 GHz, 0.0077 mm2, 7 mW All-Digital Delay-Locked Loop With Dead-Zone Free Phase Detector in $0.13~\mu\text {m} $ CMOS
de Castro et al. High resolution FPGA DPWM based on variable clock phase shifting
Hoppner et al. A compact clock generator for heterogeneous GALS MPSoCs in 65-nm CMOS technology
Cheng et al. A fast-lock wide-range delay-locked loop using frequency-range selector for multiphase clock generator
De Martino et al. A standard-cell-based all-digital PWM modulator with high resolution and spread-spectrum capability
Höppner et al. An all-digital PWM generator with 62.5 ps resolution in 28nm CMOS technology
Cheng et al. A new FPGA-based segmented delay-line DPWM with compensation for critical path delays
Moore et al. A 0.009 mm 2 wide-tuning range automatically placed-and-routed ADPLL in 14-nm FinFET CMOS
Salem et al. 26.4 A 0.4-to-1V 1MHz-to-2GHz switched-capacitor adiabatic clock driver achieving 55.6% clock power reduction
Wang et al. An all-digital delay-locked loop using an in-time phase maintenance scheme for low-jitter gigahertz operations
Tokairin et al. A 2.1-to-2.8 GHz all-digital frequency synthesizer with a time-windowed TDC
Li et al. A fully synthesized injection locked ring oscillator based on a pulse injection locking technique
Yao et al. A high-resolution time-to-digital converter based on parallel delay elements
Park et al. A low-jitter 2.4 GHz all-digital MDLL with a dithering jitter reduction scheme for 256 times frequency multiplication
Chang et al. A 65 nm 0.08-to-680 MHz low-power synthesizable MDLL with nested-delay cell and background static phase offset calibration
Anand et al. A 5 Gb/s, 10 ns Power-On-Time, 36$\mu $ W Off-State Power, Fast Power-On Transmitter for Energy Proportional Links
Wang et al. Delay-locked loop based frequency quadrupler with wide operating range and fast locking characteristics
Lotfy et al. A fast locking hybrid TDC-BB ADPLL utilizing proportional derivative digital loop filter and power gated DCO
Sharkia et al. A Serrodyne Modulator-Based Fractional Frequency Synthesis Technique for Low-Noise, GHz-Rate Clocking
Jung et al. A 0.004-mm $^{2} $ Portable Multiphase Clock Generator Tile for 1.2-GHz RISC Microprocessor
Iizuka et al. A true 4-cycle lock reference-less all-digital burst-mode CDR utilizing coarse-fine phase generator with embedded TDC