[go: up one dir, main page]

Dömer, 2006 - Google Patents

Transaction level modeling of computation

Dömer, 2006

View PDF
Document ID
8141694487814000401
Author
Dömer R
Publication year
Publication venue
Center for Embedded Computer Systems, University of California, Irvine, Tech. Rep. CECS-06-11

External Links

Snippet

The design of embedded computing systems faces great challenges due to the huge complexity of these systems. The design complexity grows exponentially with the increasing number of components that have to cooperate properly. One solution to address the …
Continue reading at www.cecs.uci.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/504—Formal methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/44—Arrangements for executing specific programmes
    • G06F9/455—Emulation; Software simulation, i.e. virtualisation or emulation of application or operating system execution engines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformations of program code
    • G06F8/41—Compilation
    • G06F8/44—Encoding
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/86—Hardware-Software co-design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL

Similar Documents

Publication Publication Date Title
Ernst Codesign of embedded systems: Status and trends
Wolf A decade of hardware/software codesign
Teich Hardware/software codesign: The past, the present, and predicting the future
Sangiovanni-Vincentelli et al. Platform-based design and software design methodology for embedded systems
Gerstlauer et al. System design: a practical guide with SpecC
Gerstlauer et al. Electronic system-level synthesis methodologies
Dömer et al. System-on-chip environment: A SpecC-based framework for heterogeneous MPSoC design
Kempf et al. A SW performance estimation framework for early system-level-design using fine-grained instrumentation
US8326592B2 (en) Method and system for verifying electronic designs having software components
Pimentel et al. Calibration of abstract performance models for system-level design space exploration
Trabelsi et al. A model-driven approach for hybrid power estimation in embedded systems design
Clouard et al. Using Transactional-Level Models in an SoC Design Flow
JPH11513512A (en) Method of manufacturing digital signal processor
Liang et al. FlexCL: A model of performance and power for OpenCL workloads on FPGAs
Beltrame et al. Multi-accuracy power and performance transaction-level modeling
Nicolescu et al. Validation in a component-based design flow for multicore SoCs
Reyes et al. Casse: a system-level modeling and design-space exploration tool for multiprocessor systems-on-chip
Cai et al. Comparison of Specfic and SystemC languages for system design
Ebeid et al. HDL code generation from UML/MARTE sequence diagrams for verification and synthesis
Han et al. Simulink®-based heterogeneous multiprocessor SoC design flow for mixed hardware/software refinement and simulation
Gerstlauer Host-compiled simulation of multi-core platforms
Lorenz et al. From RTL IP to functional system-level models with extra-functional properties
Bouchhima et al. Generic discrete–continuous simulation model for accurate validation in heterogeneous systems design
Dömer Transaction level modeling of computation
Sahlbach et al. A system-level FPGA design methodology for video applications with weakly-programmable hardware components