[go: up one dir, main page]

Mahmoudi et al., 2013 - Google Patents

MRAM-based logic array for large-scale non-volatile logic-in-memory applications

Mahmoudi et al., 2013

View PDF
Document ID
8093833679187354844
Author
Mahmoudi H
Windbacher T
Sverdlov V
Selberherr S
Publication year
Publication venue
2013 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)

External Links

Snippet

A novel non-volatile logic-in-memory (NV-LIM) architecture is introduced to extend the functionality of the spin-transfer torque magnetoresistive random-access memory (STT- MRAM) to include performing logic operations with no extra hardware added. The access …
Continue reading at www.iue.tuwien.ac.at (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistance random access memory [RRAM] elements
    • G11C13/0021—Auxiliary circuits
    • G11C13/0069—Writing or programming circuits or methods
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistance random access memory [RRAM] elements
    • G11C13/0004—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistance random access memory [RRAM] elements comprising amorphous/crystalline phase transition cells
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L43/00—Devices using galvano-magnetic or similar magnetic effects; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof
    • H01L43/02—Details
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L43/00—Devices using galvano-magnetic or similar magnetic effects; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof
    • H01L43/08—Magnetic-field-controlled resistors

Similar Documents

Publication Publication Date Title
Mahmoudi et al. Implication logic gates using spin-transfer-torque-operated magnetic tunnel junctions for intrinsic logic-in-memory
Deng et al. Low power magnetic full-adder based on spin transfer torque MRAM
Zhao et al. Failure and reliability analysis of STT-MRAM
CN104124960B (en) A kind of non-volatile boolean calculation circuit and its operating method
Ren et al. True energy-performance analysis of the MTJ-based logic-in-memory architecture (1-bit full adder)
Kang et al. Variation-tolerant and disturbance-free sensing circuit for deep nanometer STT-MRAM
Fan et al. Design and synthesis of ultralow energy spin-memristor threshold logic
Lee et al. Design of a fast and low-power sense amplifier and writing circuit for high-speed MRAM
Kang et al. Spintronic logic design methodology based on spin Hall effect–driven magnetic tunnel junctions
Wang et al. Design of an area-efficient computing in memory platform based on STT-MRAM
CN106558333B (en) Spin transfer torque MAGNETIC RANDOM ACCESS MEMORY including annular magnet tunnel knot
Deng et al. Design optimization and analysis of multicontext STT-MTJ/CMOS logic circuits
Mahmoudi et al. Reliability analysis and comparison of implication and reprogrammable logic gates in magnetic tunnel junction logic circuits
EP2736044B1 (en) Rram implication logic gates
Suzuki et al. Area-efficient LUT circuit design based on asymmetry of MTJ's current switching for a nonvolatile FPGA
Zhang et al. A 16 Kb spin-transfer torque random access memory with self-enable switching and precharge sensing schemes
Narla et al. Design of a compact spin-orbit-torque-based ternary content addressable memory
Lee et al. A word line pulse circuit technique for reliable magnetoelectric random access memory
Mahmoudi et al. MRAM-based logic array for large-scale non-volatile logic-in-memory applications
Wang et al. Tunneling negative differential resistance-assisted STT-RAM for efficient read and write operations
Nukala et al. Spintronic threshold logic array (stla)-a compact, low leakage, non-volatile gate array architecture
Mahmoudi et al. Design and applications of magnetic tunnel junction based logic circuits
Zhang et al. Area-efficient 1T-2D-2MTJ SOT-MRAM cell for high read performance
Deng Design and development of low-power and reliable logic circuits based on spin-transfer torque magnetic tunnel junctions
Jabeur et al. Ultra‐energy‐efficient CMOS/magnetic non‐volatile flip‐flop based on spin‐orbit torque device