Xu et al., 2019 - Google Patents
MAGICAL: Toward fully automated analog IC layout leveraging human and machine intelligenceXu et al., 2019
View PDF- Document ID
- 763066188181261234
- Author
- Xu B
- Zhu K
- Liu M
- Lin Y
- Li S
- Tang X
- Sun N
- Pan D
- Publication year
- Publication venue
- 2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)
External Links
Snippet
Despite tremendous advancement of digital IC design automation tools over the last few decades, analog IC layout is still heavily manual which is very tedious and error-prone. This paper will first review the history, challenges, and current status of analog IC layout …
- 238000000605 extraction 0 abstract description 10
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5072—Floorplanning, e.g. partitioning, placement
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5077—Routing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
- G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5018—Computer-aided design using simulation using finite difference methods or finite element methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5022—Logic simulation, e.g. for logic circuit operation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5086—Mechanical design, e.g. parametric or variational design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
- G06F17/30286—Information retrieval; Database structures therefor; File system structures therefor in structured data stores
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/12—Design for manufacturability
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/08—Multi-objective optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/20—Handling natural language data
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/70—Fault tolerant, i.e. transient fault suppression
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N99/00—Subject matter not provided for in other groups of this subclass
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Xu et al. | MAGICAL: Toward fully automated analog IC layout leveraging human and machine intelligence | |
| Chen et al. | MAGICAL: An open-source fully automated analog IC layout system from netlist to GDSII | |
| Lampaert et al. | Analog layout generation for performance and manufacturability | |
| Dhar et al. | ALIGN: A system for automating analog layout | |
| Barros et al. | Analog circuits and systems optimization based on evolutionary computation techniques | |
| KR102139425B1 (en) | Reuse of extracted layout-dependent effects for circuit design using circuit stencils | |
| Martins et al. | LAYGEN II—Automatic layout generation of analog integrated circuits | |
| Van der Plas et al. | AMGIE-A synthesis environment for CMOS analog integrated circuits | |
| Yilmaz et al. | Analog layout generator for CMOS circuits | |
| Chen et al. | Toward silicon-proven detailed routing for analog and mixed-signal circuits | |
| Zhu et al. | Effective analog/mixed-signal circuit placement considering system signal flow | |
| Martins et al. | Two-step RF IC block synthesis with preoptimized inductors and full layout generation in-the-loop | |
| Martins et al. | Analog Integrated Circuit Design Automation | |
| Sorkhabi et al. | Automated topology synthesis of analog and RF integrated circuits: A survey | |
| Chen et al. | Reinforcement learning guided detailed routing for custom circuits | |
| CN107315848A (en) | Method for integrated circuit design | |
| Xiao et al. | Practical placement and routing techniques for analog circuit designs | |
| Martins et al. | Analog integrated circuit routing techniques: An extensive review | |
| US8627247B1 (en) | Systems and methods for fixing pin mismatch in layout migration | |
| Chen et al. | Autocraft: Layout automation for custom circuits in advanced finfet technologies | |
| Budak et al. | CAD for Analog/Mixed‐Signal Integrated Circuits | |
| Chen et al. | Machine learning in nanometer AMS design-for-reliability | |
| Martins et al. | Stochastic-based placement template generator for analog IC layout-aware synthesis | |
| Chi et al. | Wire load oriented analog routing with matching constraints | |
| Martins et al. | Generating analog IC layouts with LAYGEN II |