[go: up one dir, main page]

Xue et al., 2001 - Google Patents

Comparative study of low-voltage performance of standard-cell flip-flops

Xue et al., 2001

View PDF
Document ID
7568525500955245784
Author
Xue S
Oelmann B
Publication year
Publication venue
ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No. 01EX483)

External Links

Snippet

The static single-phase D flip-flop is the basic memory element in the standard cell based design methodology for digital integrated circuits. In low-power high-speed performance designs, pipelining in conjunction with voltage scaling has proven to be an efficient …
Continue reading at apachepersonal.miun.se (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits
    • H03K19/1735—Controllable logic circuits by wiring, e.g. uncommitted logic arrays
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning

Similar Documents

Publication Publication Date Title
Kao et al. Dual-threshold voltage techniques for low-power digital circuits
US6883152B2 (en) Voltage island chip implementation
Somasekhar et al. Differential current switch logic: A low power DCVS logic family
Mutoh et al. Design method of MTCMOS power switch for low-voltage high-speed LSIs
Wang et al. Design of a 3-V 300-MHz low-power 8-b/spl times/8-b pipelined multiplier using pulse-triggered TSPC flip-flops
Solomatnikov et al. Skewed CMOS: Noise-tolerant high-performance low-power static circuit family
Wang et al. An energy-efficient noise-tolerant dynamic circuit technique
Giacomotto et al. The effect of the system specification on the optimal selection of clocked storage elements
Jones et al. A 9-kbit associative memory for high-speed parallel processing applications
Kanchana Bhaaskaran et al. Pre-resolve and sense adiabatic logic for 100 KHz to 500 MHz frequency classes
Rjoub et al. Low-power/low-swing domino CMOS logic
Raja et al. Variable input delay cmos logic for low power design
Xue et al. Comparative study of low-voltage performance of standard-cell flip-flops
Kumre et al. Analysis of GDI Technique for digital circuit design
Hu et al. Complementary pass-transistor adiabatic logic and sequential circuits using three-phase power supply
Nooshabadi et al. Fast feedthrough logic: A high performance logic family for GaAs
Sarbishei et al. A novel overlap-based logic cell: An efficient implementation of flip–flops with embedded logic
Khandekar et al. LOW POWER DIGITAL DESIGN USING ENERGY RECOVERY ADIABATIC LOGIC
Ding et al. A dual-rail static edge-triggered latch
Jyotsna et al. Design of 8 Bit Microprocessor Using Different Sub Threshold Current Mode Logic Techniques
Rjoub et al. Low-power domino logic multiplier using low-swing technique
Kassa et al. Forced stack sleep transistor (FORTRAN): a new leakage current reduction approach in CMOS based circuit designing
Kumar et al. A study of leakage and noise tolerant wide fan-in OR logic domino circuits
Maheshwari A Comparative Analysis for Low-voltage, Low-power, and Low-energy Flip-flops
Dhanumjaya et al. Design and modeling of power efficient, high performance 32-bit ALU through advanced HDL synthesis