[go: up one dir, main page]

Oh et al., 2013 - Google Patents

Research Summary and Contributions

Oh et al., 2013

Document ID
72527648036018340
Author
Oh T
Harjani R
Publication year
Publication venue
High Performance Multi-Channel High-Speed I/O Circuits

External Links

Snippet

A new approach to handle crosstalk is provided. While previous approaches have simply treated crosstalk as noise to be cancelled out, we consider it as a deterministic and expectable signal that is highly dependent on the shape of the aggressor signal. Insightful …
Continue reading at link.springer.com (other versions)

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L25/03343—Arrangements at the transmitter end
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30861—Retrieval from the Internet, e.g. browsers
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/08—Modifications for reducing interference; Modifications for reducing effects due to line faults; Receiver end arrangements for detecting or overcoming line faults
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L63/00—Network architectures or network communication protocols for network security
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity

Similar Documents

Publication Publication Date Title
CN107251497B (en) A Dual-Path Double-Zero Continuous-Time Linear Equalizer
Shah et al. Fractional normalised filtered‐error least mean squares algorithm for application in active noise control systems
Kim et al. Sign subband adaptive filter with ℓ1‐norm minimisation‐based variable step‐size
Yuan et al. Design techniques for decision feedback equalisation of multi‐giga‐bit‐per‐second serial data links: a state‐of‐the‐art review
Shah et al. Fractional order constant modulus blind algorithms with application to channel equalisation
Kumar et al. PAPR reduction of OTFS using an automatic amplitude reduction neural network with vendermonde matrix-based PTS and SLM algorithms
Chae et al. PulseRF: Physics augmented ML modeling and synthesis for high-frequency RFIC design
Alshnaikat et al. The communication MIMO system for performance of thermal noise, and nonlinearity losses of an RF transceiver phase noise an RF in 6G
Iqbal et al. Adaptive equalisation using particle swarm optimisation for uplink SC‐FDMA
Weng et al. Energy efficiency optimization through codesign of the transmitter and receiver in high-speed on-chip interconnects
Oh et al. Research Summary and Contributions
Oh et al. Adaptive Techniques for Joint Optimization of XTC and DFE Loop Gain in High‐Speed I/O
Hong et al. A two-tone test method for continuous-time adaptive equalizers
Min et al. 10 Gb/s adaptive receive-side merged near-end and far-end crosstalk cancellation circuitry in 65 nm CMOS
Sangeeta et al. Investigations on pipeline optimized adaptive FIR filter architecture for audio de-noising
Kim et al. An 11.5 Gb/s 1/4th baud-rate CTLE and two-tap DFE with boosted high frequency gain in 110-nm CMOS
Al-Taee et al. Adaptive decision feedback equalizer with hexagon EOM and jitter detection
Safi et al. Autoencoder-bank based design for adaptive channel-blind robust transmission
Dembrani et al. Comparative analysis of various adaptive filter structures using Simulink
Guan Compact scalable frequency dependent precoding and its FPGA implementation for 5G massive MIMO wireless systems
Al-Taee et al. A power-efficient 2-dimensional on-chip eye-opening monitor for Gbps serial links
Wei et al. Simple variable tap‐length algorithm for high‐noise environment
Gaggatur et al. Inductorless CTLE for 20 Gb/s SerDes for 5G backhaul
Li et al. A 5 Gb/s multi-mode transmitter with de-emphasis for PCI Express 2.0/USB 3.0
Le et al. High-Speed I/O Equalizer Optimization Based on Deep Reinforcement Learning